CN105531683A - 定向窥探介入 - Google Patents

定向窥探介入 Download PDF

Info

Publication number
CN105531683A
CN105531683A CN201480049215.0A CN201480049215A CN105531683A CN 105531683 A CN105531683 A CN 105531683A CN 201480049215 A CN201480049215 A CN 201480049215A CN 105531683 A CN105531683 A CN 105531683A
Authority
CN
China
Prior art keywords
processor
cache
variables
cache line
owning
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201480049215.0A
Other languages
English (en)
Chinese (zh)
Inventor
J·G·麦克唐纳
J·P·S·贾纳桑
T·P·施派尔
E·F·罗宾森
J·L·帕纳维哈
T·Q·特罗
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of CN105531683A publication Critical patent/CN105531683A/zh
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0817—Cache consistency protocols using directory methods
    • G06F12/0824—Distributed directories, e.g. linked lists of caches
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means
    • G06F12/0833—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means in combination with broadcast means (e.g. for invalidation or updating)
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1016—Performance improvement
    • G06F2212/1024—Latency reduction
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1041—Resource optimization

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
CN201480049215.0A 2013-09-09 2014-08-19 定向窥探介入 Pending CN105531683A (zh)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201361875436P 2013-09-09 2013-09-09
US61/875,436 2013-09-09
US14/195,792 2014-03-03
US14/195,792 US20150074357A1 (en) 2013-09-09 2014-03-03 Direct snoop intervention
PCT/US2014/051712 WO2015034667A1 (en) 2013-09-09 2014-08-19 Direct snoop intervention

Publications (1)

Publication Number Publication Date
CN105531683A true CN105531683A (zh) 2016-04-27

Family

ID=52626708

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201480049215.0A Pending CN105531683A (zh) 2013-09-09 2014-08-19 定向窥探介入

Country Status (6)

Country Link
US (1) US20150074357A1 (https=)
EP (1) EP3044683A1 (https=)
JP (1) JP2016529639A (https=)
KR (1) KR20160053966A (https=)
CN (1) CN105531683A (https=)
WO (1) WO2015034667A1 (https=)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9921962B2 (en) * 2015-09-24 2018-03-20 Qualcomm Incorporated Maintaining cache coherency using conditional intervention among multiple master devices
US9900260B2 (en) 2015-12-10 2018-02-20 Arm Limited Efficient support for variable width data channels in an interconnect network
US10157133B2 (en) 2015-12-10 2018-12-18 Arm Limited Snoop filter for cache coherency in a data processing system
US9990292B2 (en) * 2016-06-29 2018-06-05 Arm Limited Progressive fine to coarse grain snoop filter
US10042766B1 (en) 2017-02-02 2018-08-07 Arm Limited Data processing apparatus with snoop request address alignment and snoop response time alignment
US20200103956A1 (en) * 2018-09-28 2020-04-02 Qualcomm Incorporated Hybrid low power architecture for cpu private caches
US11507527B2 (en) * 2019-09-27 2022-11-22 Advanced Micro Devices, Inc. Active bridge chiplet with integrated cache
US11275688B2 (en) * 2019-12-02 2022-03-15 Advanced Micro Devices, Inc. Transfer of cachelines in a processing system based on transfer costs

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6484220B1 (en) * 1999-08-26 2002-11-19 International Business Machines Corporation Transfer of data between processors in a multi-processor system
US20030028730A1 (en) * 2001-07-31 2003-02-06 Gaither Blaine D. Cache system with groups of lines and with coherency for both single lines and groups of lines
US20050240735A1 (en) * 2004-04-27 2005-10-27 International Business Machines Corporation Location-aware cache-to-cache transfers
CN1858721A (zh) * 2005-05-03 2006-11-08 国际商业机器公司 用于处理多处理器系统中的存储器访问的方法和装置
US20090138660A1 (en) * 2007-11-28 2009-05-28 Bell Jr Robert H Power-aware line intervention for a multiprocessor snoop coherency protocol
US20110060880A1 (en) * 2009-09-04 2011-03-10 Kabushiki Kaisha Toshiba Multiprocessor
US20130179631A1 (en) * 2010-11-02 2013-07-11 Darren J. Cepulis Solid-state disk (ssd) management

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08221311A (ja) * 1994-12-22 1996-08-30 Sun Microsyst Inc スーパースカラプロセッサにおけるロードバッファ及びストアバッファの優先順位の動的切換え
US7100001B2 (en) * 2002-01-24 2006-08-29 Intel Corporation Methods and apparatus for cache intervention
JP2007148952A (ja) * 2005-11-30 2007-06-14 Renesas Technology Corp 半導体集積回路
US8327158B2 (en) * 2006-11-01 2012-12-04 Texas Instruments Incorporated Hardware voting mechanism for arbitrating scaling of shared voltage domain, integrated circuits, processes and systems
US20090138220A1 (en) * 2007-11-28 2009-05-28 Bell Jr Robert H Power-aware line intervention for a multiprocessor directory-based coherency protocol
EP2239578A1 (en) * 2009-04-10 2010-10-13 PamGene B.V. Method for determining the survival prognosis of patients suffering from non-small cell lung cancer (NSCLC)
US8190939B2 (en) * 2009-06-26 2012-05-29 Microsoft Corporation Reducing power consumption of computing devices by forecasting computing performance needs
US8667227B2 (en) * 2009-12-22 2014-03-04 Empire Technology Development, Llc Domain based cache coherence protocol

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6484220B1 (en) * 1999-08-26 2002-11-19 International Business Machines Corporation Transfer of data between processors in a multi-processor system
US20030028730A1 (en) * 2001-07-31 2003-02-06 Gaither Blaine D. Cache system with groups of lines and with coherency for both single lines and groups of lines
US20050240735A1 (en) * 2004-04-27 2005-10-27 International Business Machines Corporation Location-aware cache-to-cache transfers
CN1858721A (zh) * 2005-05-03 2006-11-08 国际商业机器公司 用于处理多处理器系统中的存储器访问的方法和装置
US20090138660A1 (en) * 2007-11-28 2009-05-28 Bell Jr Robert H Power-aware line intervention for a multiprocessor snoop coherency protocol
US20110060880A1 (en) * 2009-09-04 2011-03-10 Kabushiki Kaisha Toshiba Multiprocessor
US20130179631A1 (en) * 2010-11-02 2013-07-11 Darren J. Cepulis Solid-state disk (ssd) management

Also Published As

Publication number Publication date
KR20160053966A (ko) 2016-05-13
EP3044683A1 (en) 2016-07-20
US20150074357A1 (en) 2015-03-12
WO2015034667A1 (en) 2015-03-12
JP2016529639A (ja) 2016-09-23

Similar Documents

Publication Publication Date Title
US11500797B2 (en) Computer memory expansion device and method of operation
US9218286B2 (en) System cache with partial write valid states
CN105531683A (zh) 定向窥探介入
US9201796B2 (en) System cache with speculative read engine
US9158685B2 (en) System cache with cache hint control
TWI643125B (zh) 多處理器系統及快取共用方法
US7925840B2 (en) Data processing apparatus and method for managing snoop operations
US9280471B2 (en) Mechanism for sharing private caches in a SoC
US9135177B2 (en) Scheme to escalate requests with address conflicts
US20140089600A1 (en) System cache with data pending state
JP6859361B2 (ja) 中央処理ユニット（ｃｐｕ）ベースシステムにおいて複数のラストレベルキャッシュ（ｌｌｃ）ラインを使用してメモリ帯域幅圧縮を行うこと
US20140089590A1 (en) System cache with coarse grain power management
US20140298058A1 (en) Advanced fine-grained cache power management
CN108710582A (zh) 用于基于局部性的指令处理的选择性启用的系统、设备和方法
US20140075118A1 (en) System cache with quota-based control
CN108664415B (zh) 共享替换策略计算机高速缓存系统和方法
US20180336143A1 (en) Concurrent cache memory access
US20190042429A1 (en) Adaptive coherence for latency-bandwidth tradeoffs in emerging memory technologies
US9229866B2 (en) Delaying cache data array updates
US9311251B2 (en) System cache with sticky allocation
KR101689094B1 (ko) 스티키 제거 엔진을 구비한 시스템 캐시
US8984227B2 (en) Advanced coarse-grained cache power management
US20110161585A1 (en) Processing non-ownership load requests hitting modified line in cache of a different processor
CN105103139B (zh) 用于改善跨越相干总线的信号量管理序列的性能的方法和设备
US20180074964A1 (en) Power aware hash function for cache memory mapping

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
AD01 Patent right deemed abandoned

Effective date of abandoning: 20190809

AD01 Patent right deemed abandoned