CN105514262A - Crossing matrix array magnetic random memory manufacturing process - Google Patents
Crossing matrix array magnetic random memory manufacturing process Download PDFInfo
- Publication number
- CN105514262A CN105514262A CN201510726489.5A CN201510726489A CN105514262A CN 105514262 A CN105514262 A CN 105514262A CN 201510726489 A CN201510726489 A CN 201510726489A CN 105514262 A CN105514262 A CN 105514262A
- Authority
- CN
- China
- Prior art keywords
- conductive layer
- layer
- manufacturing process
- magnetic memory
- decker
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 23
- 239000011159 matrix material Substances 0.000 title abstract description 9
- 239000004065 semiconductor Substances 0.000 claims abstract description 62
- 238000001259 photo etching Methods 0.000 claims description 18
- 238000005530 etching Methods 0.000 claims description 17
- 230000004888 barrier function Effects 0.000 claims description 15
- 229910052751 metal Inorganic materials 0.000 claims description 10
- 239000002184 metal Substances 0.000 claims description 10
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims description 9
- 238000010276 construction Methods 0.000 claims description 9
- 239000003989 dielectric material Substances 0.000 claims description 9
- 230000015572 biosynthetic process Effects 0.000 claims description 8
- 238000002360 preparation method Methods 0.000 claims description 7
- 229910052715 tantalum Inorganic materials 0.000 claims description 7
- 238000000151 deposition Methods 0.000 claims description 6
- 230000008021 deposition Effects 0.000 claims description 5
- 238000009792 diffusion process Methods 0.000 claims description 4
- 229910052737 gold Inorganic materials 0.000 claims description 4
- 239000000203 mixture Substances 0.000 claims description 4
- 229910018565 CuAl Inorganic materials 0.000 claims description 3
- 229910052804 chromium Inorganic materials 0.000 claims description 3
- 239000012535 impurity Substances 0.000 claims description 3
- 229910052741 iridium Inorganic materials 0.000 claims description 3
- 229910052763 palladium Inorganic materials 0.000 claims description 3
- 229910052697 platinum Inorganic materials 0.000 claims description 3
- 229910052707 ruthenium Inorganic materials 0.000 claims description 3
- 229910052719 titanium Inorganic materials 0.000 claims description 3
- 229910052721 tungsten Inorganic materials 0.000 claims description 3
- 238000005516 engineering process Methods 0.000 abstract description 6
- 238000003860 storage Methods 0.000 abstract description 6
- 230000008859 change Effects 0.000 abstract description 3
- 230000010354 integration Effects 0.000 abstract 1
- 239000010408 film Substances 0.000 description 37
- 238000000034 method Methods 0.000 description 23
- 230000008569 process Effects 0.000 description 10
- 238000005240 physical vapour deposition Methods 0.000 description 8
- 239000000758 substrate Substances 0.000 description 6
- 238000005229 chemical vapour deposition Methods 0.000 description 5
- 239000007789 gas Substances 0.000 description 5
- 239000010931 gold Substances 0.000 description 5
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Substances [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 5
- OKKJLVBELUTLKV-UHFFFAOYSA-N Methanol Chemical compound OC OKKJLVBELUTLKV-UHFFFAOYSA-N 0.000 description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 238000011049 filling Methods 0.000 description 4
- 238000010884 ion-beam technique Methods 0.000 description 4
- 230000005415 magnetization Effects 0.000 description 4
- 239000000463 material Substances 0.000 description 4
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 4
- 229910021417 amorphous silicon Inorganic materials 0.000 description 3
- 238000000137 annealing Methods 0.000 description 3
- 238000002425 crystallisation Methods 0.000 description 3
- 230000008025 crystallization Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- 229910052681 coesite Inorganic materials 0.000 description 2
- 229910052906 cristobalite Inorganic materials 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 239000000696 magnetic material Substances 0.000 description 2
- 230000035772 mutation Effects 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- 230000010287 polarization Effects 0.000 description 2
- 238000005036 potential barrier Methods 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 238000012958 reprocessing Methods 0.000 description 2
- 230000027756 respiratory electron transport chain Effects 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 229910052682 stishovite Inorganic materials 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 238000000427 thin-film deposition Methods 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 229910052905 tridymite Inorganic materials 0.000 description 2
- RPAJSBKBKSSMLJ-DFWYDOINSA-N (2s)-2-aminopentanedioic acid;hydrochloride Chemical compound Cl.OC(=O)[C@@H](N)CCC(O)=O RPAJSBKBKSSMLJ-DFWYDOINSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910004298 SiO 2 Inorganic materials 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- 230000001133 acceleration Effects 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 238000010420 art technique Methods 0.000 description 1
- 238000012512 characterization method Methods 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- VNNRSPGTAMTISX-UHFFFAOYSA-N chromium nickel Chemical compound [Cr].[Ni] VNNRSPGTAMTISX-UHFFFAOYSA-N 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000004134 energy conservation Methods 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 230000005307 ferromagnetism Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- 230000009643 growth defect Effects 0.000 description 1
- GPRLSGONYQIRFK-UHFFFAOYSA-N hydron Chemical compound [H+] GPRLSGONYQIRFK-UHFFFAOYSA-N 0.000 description 1
- 230000001771 impaired effect Effects 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 239000012528 membrane Substances 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- VNWKTOKETHGBQD-UHFFFAOYSA-N methane Natural products C VNWKTOKETHGBQD-UHFFFAOYSA-N 0.000 description 1
- 230000001343 mnemonic effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910003465 moissanite Inorganic materials 0.000 description 1
- 229910001120 nichrome Inorganic materials 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000008439 repair process Effects 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 230000003746 surface roughness Effects 0.000 description 1
- 229910052714 tellurium Inorganic materials 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 229910052723 transition metal Inorganic materials 0.000 description 1
- 150000003624 transition metals Chemical class 0.000 description 1
- MEYZYGMYMLNUHJ-UHFFFAOYSA-N tunicamycin Natural products CC(C)CCCCCCCCCC=CC(=O)NC1C(O)C(O)C(CC(O)C2OC(C(O)C2O)N3C=CC(=O)NC3=O)OC1OC4OC(CO)C(O)C(O)C4NC(=O)C MEYZYGMYMLNUHJ-UHFFFAOYSA-N 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N50/00—Galvanomagnetic devices
- H10N50/01—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B61/00—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices
- H10B61/10—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices comprising components having two electrodes, e.g. diodes or MIM elements
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Memories (AREA)
- Hall/Mr Elements (AREA)
- Mram Or Spin Memory Techniques (AREA)
Abstract
The invention provides a crossing matrix array magnetic random memory manufacturing process, and the processor comprises the steps: forming a bottom electrode; forming a magnetic memory unit array at the top of the bottom electrode: manufacturing a multilayer film and forming a tandem magnetic tunnel junction and a three-layer (conductive layer 1/semiconductor/conductive layer 1) structure; and forming a top electrode at the top of the magnetic memory unit array. A crossing matrix array magnetic random memory manufactured through the manufacturing process employs the three-layer (conductive layer 1/semiconductor/conductive layer 1) structure to replace a triode as a current flow direction selector in a magnetic memory unit, and achieves the change of a complex power supply network into a simple crossing power supply mode. The manufacturing process greatly simplifies the production technology of MRAMs, reduces the cost, and can greatly improve the integration of a storage chip, especially for a pSTT-MRAM product.
Description
Technical field
The present invention relates to memory device field, particularly relate to a kind of cross matrix column magnetic RAM manufacturing process.
Background technology
People utilize the characteristic of MTJ (MTJ, MagneticTunnelJunction) to make magnetic RAM in recent years, are MRAM (MagneticRandomAccessMemory).MRAM is a kind of New Solid nonvolatile memory, and it has the characteristic of high-speed read-write.Ferromagnetism MTJ is generally sandwich structure, and be wherein magnetic memory layer, and it can change the direction of magnetization to record different data; Be positioned at the tunnel barrier layer of middle insulation; Magnetic reference layer, is positioned at the opposite side of tunnel barrier layer, and its direction of magnetization is constant.When Magnetic memory layer is parallel with the magnetization intensity vector direction between magnetic reference layer or antiparallel time, the Resistance states of MTJ element is also corresponding is respectively low resistance state or high-impedance state.The Resistance states of such measurement MTJ element can obtain the information stored.
A kind of existing method can obtain high magneto-resistor (MR, MagnetoResistance) rate: accelerate crystallization on the surface of the magnetic film of non crystalline structure and form one deck crystallization acceleration film.After this tunic is formed, crystallization starts to be formed from tunnel barrier layer side, makes the surface of tunnel barrier layer be formed with magnetic surface like this and mates, so just can obtain high MR and lead.
Generally by different write operation methods, MRAM device is classified.Traditional MRAM is magnetic field switch type MRAM: produce magnetic field in the intersection of two current line of intersecting, can change the magnetization direction of the Magnetic memory layer of MTJ element.Spin-transfer torque magnetic RAM (STT-MRAM, Spin-transferTorqueMagneticRandomAccessMemory) diverse write operation is then adopted, its utilize be electronics spin angular momentaum transfer, i.e. the electron stream of spin polarization is transferred to its angular momentum the magnetic material in Magnetic memory layer.The capacity of Magnetic memory layer is less, needs the spin polarized current carrying out write operation also less.Institute in this way can meet device miniaturization and low current density simultaneously.STT-MRAM has the characteristic of high-speed read-write, Large Copacity, low-power consumption, potential in electronic chip industry, especially in moving chip industry, substitutes traditional semiconductor memory to realize the non-volatile of energy conservation and data.
For current face inner mold STT-MRAM (wherein the direction of easy axis of MTJ element is in face), characteristic by face inner mold MTJ element limit, single component size is general comparatively large, and adjacent MTJ element needs comparatively Large space, to avoid mutual magnetic interference.Therefore, the lifting of face inner mold STT-MRAM product integrated level is limited.
Vertical-type MTJ (PMTJ, PerpendicularMagneticTunnelJunction) namely magnetic moment perpendicular to the MTJ of substrate surface, in such an embodiment, due to two magnetospheric magnetocrystalline anisotropy stronger (not considering shape anisotropy), make its direction of easy axis all perpendicular to layer surface.Under identical condition, component size can be done specific surface inner mold MTJ element is less, and it is very little that the magnetic polarization error of direction of easy axis can be done, and the reduction of MTJ component size makes required switch current also can correspondingly reduce.On the other hand, in memory arrays, the safe spacing of neighboring vertical type MTJ also can greatly reduce than face inner mold MTJ.Thus vertical-type STT-MRAM (pSTT-MRAM, perpendicularSpin-transferTorqueMagneticRandomAccessMemo ry) is than face inner mold STT-MRAM, its integrated level has very large room for promotion.
But in existing STT-MRAM structure; the MTJ element of each mnemon can connect a triode usually as current direction selector; as used metal-oxide-semiconductor; by the conducting of metal-oxide-semiconductor and cut-off to realize conduct current; thus the high resistance and low resistance state of MTJ element can be set by corresponding write current; also be namely written with storage information, and judge the Resistance states of MTJ element according to the size of read current, also namely read storage information.
For face inner mold STT-MRAM, based on the size of face inner mold MTJ element and the requirement of mutual spacing thereof, the size of triode is not the Main Bottleneck of raising face inner mold STT-MRAM integrated level, reduces the size of triode in other words, for the lifting limitation of face inner mold STT-MRAM integrated level.And it is on the contrary for vertical-type STT-MRAM situation, the size of vertical-type MTJ element and mutual spacing thereof greatly reduce than face inner mold MTJ element, the size of triode is almost depended in the now lifting of integrated level completely, even if use current state-of-the-art technique (live width), the size of triode is still much larger than vertical-type MTJ element, triode manufacturing process relatively also more complicated, improves the manufacturing cost of product simultaneously.
Therefore, those skilled in the art is devoted to the STT-MRAM manufacturing process developing a kind of high integrated, high-performance, cost savings.
Summary of the invention
For achieving the above object, the invention provides a kind of magnetic RAM manufacturing process, comprising:
Form hearth electrode;
Forming Magnetic Memory cell array at described hearth electrode top, forming the MTJ and conductive layer 1/ semi-conductor/conducting layer 2 three-decker of connecting comprising preparing plural layers; Described herein " top " or " top " represents the side away from substrate base in corresponding construction;
Top electrode is formed at described Magnetic Memory cell array top.
Further, the formation of described hearth electrode comprises:
Depositions of bottom electrode metal level and hard mask one;
Photoetching hearth electrode;
Etching hearth electrode;
Deposit dielectrics one;
Surface planarisation.
Further, the formation of described Magnetic Memory cell array comprises:
The film of described conductive layer 1/ semi-conductor/conducting layer 2 three-decker and described MTJ is formed in the preparation of described hearth electrode top, wherein first preparation forms the film of the film MTJ described in sedimentary composition again of described conductive layer 1/ semi-conductor/conducting layer 2 three-decker, or the film of MTJ described in first sedimentary composition prepares the film forming described conductive layer 1/ semi-conductor/conducting layer 2 three-decker again;
Deposit hard mask two;
Photoetching Magnetic Memory cell array;
Etching Magnetic Memory cell array;
Deposit dielectrics two;
Surface planarisation.
Further, the formation of described top electrode comprises:
At described Magnetic Memory cell array deposited atop top electrode metal level and hard mask three;
Photoetching top electrode;
Etching top electrode;
Deposit dielectrics three;
Surface planarisation.
Further, described MTJ comprises the magnetic reference layer of stacked setting, tunnel barrier layer and Magnetic memory layer.From the bottom to top, can be magnetic reference layer, tunnel barrier layer and Magnetic memory layer successively, also can be Magnetic memory layer, tunnel barrier layer and magnetic reference layer successively.The relative position of "up" and "down" described herein, " on " comparatively in D score further from substrate base.
Further, the semiconductor of described conductive layer 1/ semi-conductor/conducting layer 2 three-decker comprises P type semiconductor or N type semiconductor.Semiconductor substrate can adopt Si, Ge, SiGe or SiC, and wherein N type semiconductor is formed by doping V valency element (as As, P etc.), and P type semiconductor is formed by doped with II I valency element (as B etc.); Also can adopt GaAs or InP, wherein N type semiconductor is formed by doping VI valency element (as Se, Te etc.), and P type semiconductor is formed by doped with II valency element (as Be etc.).
Further, the conductive layer 1 of described conductive layer 1/ semi-conductor/conducting layer 2 three-decker and/or conductive layer 2 comprise Pt, Au, Rd, Ir, Ru, Pd, Ag, Mo, Cr, W, Ti, Ta or CuAl.
Further; the conductive layer 1 of described conductive layer 1/ semi-conductor/conducting layer 2 three-decker and conductive layer 2 comprise the diffusion barrier be disposed adjacent with the semiconductor of described conductive layer 1/ semi-conductor/conducting layer 2 three-decker respectively, to stop that the impurity in described P type semiconductor or N type semiconductor spreads in described conductive layer 1 and conductive layer 2.
Further, described top electrode and/or described hearth electrode comprise metal level Cu; Or comprise sandwich construction TaN/Ta/Cu/Ta/TaN or TiN/Ti/Cu/Ti/TiN, wherein TaN/Ta or TiN/Ti at Cu top is as hard mask.
Further, described hearth electrode defines some first guiding lines, described top electrode defines some second guiding lines arranged in a crossed manner with described some first guiding lines, thus described some first guiding lines and described some second guiding lines define some crossover nodes; Each described crossover node is provided with a Magnetic Memory unit, and described Magnetic Memory unit is electrically connected with first guiding line at crossover node place residing for it and the second guiding line respectively.
Cross matrix column magnetic RAM obtained by the present invention, conductive layer 1/ semi-conductor/conducting layer 2 three-decker is utilized to substitute triode as the current direction selector in Magnetic Memory unit, achieve and use the power supply network of complexity instead simple staggered form supply power mode, thus the present invention greatly simplify MRAM production technology, reduce cost, and greatly can improve the integrated level of storage chip, particularly for pSTT-MRAM product.
Be described further below with reference to the technique effect of accompanying drawing to design of the present invention, concrete structure and generation, to understand object of the present invention, characteristic sum effect fully.
Accompanying drawing explanation
Fig. 1 is the process chart of preferred embodiment of the present invention;
Fig. 2 is the post-depositional structural representation of hearth electrode metal level;
Fig. 3 is the structural representation after photoetching hearth electrode;
Fig. 4 is the structural representation after prepared by hearth electrode;
Fig. 5 is the end face schematic diagram of Fig. 4 structure;
Fig. 6 is the structural representation after conductive layer/semi-conductor/conducting layer three-decker thin film deposition;
Fig. 7 is the structural representation after MTJ thin film deposition;
Fig. 8 is the structural representation after photoetching Magnetic Memory cell array;
Fig. 9 is the structural representation after etching Magnetic Memory cell array;
Figure 10 is the structural representation after prepared by Magnetic Memory cell array;
Figure 11 is the end face schematic diagram of Figure 10 structure;
Figure 12 is the structural representation after prepared by top electrode;
Figure 13 is the end face schematic diagram of Figure 12 structure;
Figure 14 is the structural representation first processing MTJ film reprocessing conductive layer/semi-conductor/conducting layer three-decker film;
Figure 15 be a kind of cross matrix column random asccess memory perspective view.
Embodiment
In the description of embodiments of the present invention, it will be appreciated that, term " on ", D score, " front ", " afterwards ", " left side ", " right side ", " vertically ", " level ", " top ", " end " " interior ", " outward ", " clockwise ", orientation or the position relationship of the instruction such as " counterclockwise " are based on orientation shown in the drawings or position relationship, only the present invention for convenience of description and simplified characterization, instead of indicate or imply that the device of indication or element must have specific orientation, with specific azimuth configuration and operation, therefore limitation of the present invention can not be interpreted as.
Fig. 1 is the magnetic RAM preparation technology flow chart of the present embodiment, and concrete technology flow process is as follows:
1, depositions of bottom electrode conductive layer and hard mask
By physical vapour deposition (PVD) (PVD, PhysicalVaporDeposition) on substrate base 100, as physical sputtering, form Cu film 210, and as the Ta film 220 of hard mask (hardmask), as shown in Figure 2.In order to prevent the electron transfer of Cu, preferably with TaN/Ta and Ta/TaN, Cu film 210 is surrounded (not shown) respectively in the both sides up and down of Cu film 210, namely the sandwich construction of TaN/Ta/Cu/Ta/TaN is adopted, wherein the material layer on the "/" left side is arranged on the material layer of the right, and Ta also can substitute with Ti, namely adopts the sandwich construction of TiN/Ti/Cu/Ti/TiN.In above-mentioned sandwich construction, TaN/Ta or TiN/Ti of top layer can as hard mask.
2, photoetching hearth electrode
Coating photoresist 250 also photoetching forms hearth electrode pattern, as shown in Figure 3.
3, hearth electrode is etched
By etching, Cu film 220 and Ta film 230 form hearth electrode pattern.
4, deposit dielectrics, surface planarisation
By chemical vapour deposition (CVD) (CVD, ChemicalVaporDeposition), as PCVD (PECVD, PlasmaEnhancedChemicalVaporDeposition) SiO
2the groove that film 260 is formed after filling etching, and carry out planarization, as adopted cmp (CMP, ChemicalMechanicalPolishing), thus form structure shown in Fig. 4 (cutaway view) and Fig. 5 (vertical view).
5, depositing conducting layer/semi-conductor/conducting layer three-decker film
As shown in Figure 6, conductive layer 310, semiconductor 320 and conductive layer 330 is prepared successively.Wherein, conductive layer 310 and conductive layer 330 can adopt Pt metal, Au, Rd, Ir, Ru, Pd, Ag, Mo, Cr, W, Ti, Ta or CuAl etc., are formed by PVD.
Semiconductor 320 forms (for Si base material) by following two kinds of methods:
(1) PVD method, use Si target, Ar is sputter gas, growth one deck amorphous silicon (a-Si) film, N type semiconductor is become by doping V valency element (as As, P etc.) after completing, or by doped with II I valency element (as B etc.), become P type semiconductor.Wherein doping process the target directly in thin film growth process can add doped chemical, also can be realized by the way of ion beam mutation.Then carry out high temperature (500 DEG C ~ 800 DEG C) annealing, changed into monocrystalline or be at least polycrystal layer, and eliminate growth defect wherein, and repair due to the various defects caused of adulterating.
(2) CVD method, with the gas containing silicon (as SiH
4), directly generate monocrystalline by high-temperature chemical reaction or be at least polysilicon membrane.Also can make film containing hydrionic amorphous silicon (Si:H) by the method for PECVD, hydrogen ion wherein can eliminate those Si keys (danglingbonds) do not matched, and then carries out high annealing, eliminates defect.In growth course, the gas containing doped chemical can be added, directly Si film is made N-type or P type semiconductor, or be adulterated by the method for ion beam mutation, again by high temperature (500 DEG C ~ 800 DEG C) annealing, form the base semiconductor of at least polycrystalline form.
Certainly, in above two kinds of methods, also can not adulterate, and use intrinsic semiconductor.
Preferably; when semiconductor 320 be P type or N type semiconductor time; a diffusion barrier (not shown) can also be deposited respectively between semiconductor 320 and its upper and lower conductive layers 330,310; as used TiN, TaN etc., to stop diffusion in the impurity conductive layer 330,310 in P type semiconductor or N type semiconductor.
6, MTJ film is deposited
After above-mentioned technique completes, then generate MTJ by PVD deposition.In order to grow high-quality MTJ multilayer film, the smoothness of substrate surface is extremely important, and in general, surface roughness preferably controls within 2 dusts.For this purpose, first carry out cmp planarization, and then carry out the growth of MTJ multilayer film.Specifically deposited seed layer 410 (as Ta, NiCr etc.), magnetic reference layer 420, tunnel barrier layer 430, Magnetic memory layer 440 and hard mask layer 450 (as Ta etc.) successively, as shown in Figure 7.Certain magnetic reference layer 420, tunnel barrier layer 430 and Magnetic memory layer 440 can stack gradually described above from the bottom to top, also can from the bottom to top successively deposited magnetic memory layer, tunnel barrier layer and magnetic reference layer.
7, photoetching Magnetic Memory cell array
Then photoresist 460 is coated with and photoetching formation Magnetic Memory unit array patterns, as shown in Figure 8.
8, Magnetic Memory cell array is etched
Etched by special magnetic material, form the Magnetic Memory unit of some columns, each Magnetic Memory unit all has the MTJ and conductive layer/semi-conductor/conducting layer three-decker that are connected in series.
Because MT reconnaissance J multilayer film relates to multiple transition metals, wherein a kind of method etches by reactive ion etching (RIE, ReactiveIonEtch) method.Specifically first etch hard mask with the etching gas of CF4 and so on, and then etch, until be finally parked in bottom electrode layer with methyl alcohol (CH3OH) or CO+NH3 gas.In etching process, the edge 480 or destroyed of Magnetic Memory unit, thus lose their original physical characteristics, as shown in Figure 9.In order to remove impaired edge 480, once gentle etching processing can be carried out with ion beam, it is all removed.All with the whole multilayer film of ion beam etching, then can certainly use PECVD, grow edge-protected by each Magnetic Memory unit of one deck silicon nitride (SiN) film at once.
9, deposit dielectrics, surface planarisation
The groove formed after filling etching by PECVDSiO2 film 360 again, and carry out planarization with CMP effects on surface, namely form the structure as shown in Figure 10 (profile) and Figure 11 (vertical view).
10, top electrode conductive layer and hard mask is deposited
To prepare hearth electrode similar, form Cu film 510, as the electric conducting material preparing top electrode by PVD.Similarly, in order to prevent the electron transfer of Cu, preferably with TaN/Ta and Ta/TaN, Cu film 510 is surrounded (not shown) respectively in the both sides up and down of Cu film 510, namely the sandwich construction of TaN/Ta/Cu/Ta/TaN is adopted, and Ta also can substitute with Ti, namely adopts the sandwich construction of TiN/Ti/Cu/Ti/TiN.In above-mentioned sandwich construction, TaN/Ta or TiN/Ti of top layer can as hard mask.
11, photoetching top electrode, with photoetching hearth electrode resemble process.
12, top electrode is etched, with etching hearth electrode resemble process.
13, deposit dielectrics, surface planarisation
The groove formed after filling etching by PECVDSiO2 film, and carry out planarization with CMP effects on surface, namely form the structure as shown in Figure 12 (profile) and Figure 13 (vertical view).
The preparation order of conductive layer in above-mentioned technological process/semi-conductor/conducting layer three-decker film and MTJ film also can be put upside down, and namely first processes MTJ film reprocessing conductive layer/semi-conductor/conducting layer three-decker film, as shown in figure 14.
In addition, in above technological process, a photoetching is adopted directly to form Magnetic Memory unit, Twi-lithography can certainly be adopted to be formed, for above-mentioned technique, wherein can first do a photoetching, etching, SiO2 filling and planarization after completing in conductive layer/semi-conductor/conducting layer three-decker film preparation, carry out the deposition of MTJ film again, and corresponding photoetching (using identical mask plate with previous photoetching), etch, SiO2 fills and planarization, thus the Magnetic Memory cell array that formation is identical with said structure.
As shown in figure 13, hearth electrode comprises some Vertical dimension wires, as illustrated in the drawing wire 211,212,213, and top electrode comprises some horizontal guiding lines, as illustrated in the drawing wire 511,512.Wire 211,212,213 and wire 511,512 have intersected to form 6 crossover nodes mutually; Each crossover node is provided with a Magnetic Memory unit, thus define a kind of cross matrix column MRAM, Figure 15 show cross matrix column random asccess memory perspective view.
In addition, have in the storage array of M × N number of storage element (M+N>>1) at one, i.e. M bit lines and N bar wordline, as the low resistance of current direction selector and high resistance are respectively R
land R
h, so:
must much smaller than 1; Thus need meet:
Along with the increase of mnemon quantity (M, N), R
h/ R
lratio also need more and more higher, even need both difference several order of magnitude.Therefore, for how preventing unnecessary drain (leakage current) from being very important.These leakage currents not only can consume a large amount of energy, and can produce heat, affect the normal work of mnemonic.
The shortcoming of Schottky diode is that it has a larger leakage current, leakage current be proportional to the sectional area of Schottky pole and temperature square.In order to reduce leakage current, can work under not too high temperature environment by control device.And the sectional area of Schottky diode do the smaller the better, and the semiconductor layer in conductive layer/semi-conductor/conducting layer three-decker is kept a suitable thickness.
Reducing leakage current very effective method is exactly select the metal/semiconductor material of suitably pairing, makes it to have larger potential barrier.Lower form lists some common metal materials and N-type (with some P types) Si and GaAs forms barrier height (the barrierheight-φ after Schottky diode
b):
Metal | Mg | Ti | Cr | W | Mo | Pd | Au | Pt |
Si--φ Bn(eV) | 0.4 | 0.5 | 0.61 | 0.67 | 0.68 | 0.77 | 0.8 | 0.9 |
Si-φ Bp(eV) | 0.61 | 0.5 | 0.42 | 0.3 | ||||
GaAs-φ Bn(eV) | 0.9 | 0.86 |
In order to reduce leakage current, should select gold half contact that potential barrier is high, such as gold (Au) or platinum (Pt) form Schottky diode with N type semiconductor.
More than describe preferred embodiment of the present invention in detail.Should be appreciated that those of ordinary skill in the art just design according to the present invention can make many modifications and variations without the need to creative work.Therefore, all technical staff in the art, all should by the determined protection range of claims under this invention's idea on the basis of existing technology by the available technical scheme of logical analysis, reasoning, or a limited experiment.
Claims (10)
1. a magnetic RAM manufacturing process, is characterized in that, comprising:
Form hearth electrode;
Forming Magnetic Memory cell array at described hearth electrode top, forming the MTJ and conductive layer 1/ semi-conductor/conducting layer 2 three-decker of connecting comprising preparing plural layers;
Top electrode is formed at described Magnetic Memory cell array top.
2. manufacturing process as claimed in claim 1, it is characterized in that, the formation of described hearth electrode comprises:
Depositions of bottom electrode metal level and hard mask one;
Photoetching hearth electrode;
Etching hearth electrode;
Deposit dielectrics one;
Surface planarisation.
3. manufacturing process as claimed in claim 1, it is characterized in that, the formation of described Magnetic Memory cell array comprises:
The film of described conductive layer 1/ semi-conductor/conducting layer 2 three-decker and described MTJ is formed in the preparation of described hearth electrode top, wherein first preparation forms the film of the film MTJ described in sedimentary composition again of described conductive layer 1/ semi-conductor/conducting layer 2 three-decker, or the film of MTJ described in first sedimentary composition prepares the film forming described conductive layer 1/ semi-conductor/conducting layer 2 three-decker again;
Deposit hard mask two;
Photoetching Magnetic Memory cell array;
Etching Magnetic Memory cell array;
Deposit dielectrics two;
Surface planarisation.
4. manufacturing process as claimed in claim 1, it is characterized in that, the formation of described top electrode comprises:
At described Magnetic Memory cell array deposited atop top electrode metal level and hard mask three;
Photoetching top electrode;
Etching top electrode;
Deposit dielectrics three;
Surface planarisation.
5. manufacturing process as claimed in claim 1, is characterized in that, described MTJ comprises the magnetic reference layer of stacked setting, tunnel barrier layer and Magnetic memory layer.
6. manufacturing process as claimed in claim 1, it is characterized in that, the semiconductor of described conductive layer 1/ semi-conductor/conducting layer 2 three-decker comprises P type semiconductor or N type semiconductor.
7. manufacturing process as claimed in claim 6; it is characterized in that; the conductive layer 1 of described conductive layer 1/ semi-conductor/conducting layer 2 three-decker and conductive layer 2 comprise the diffusion barrier be disposed adjacent with the semiconductor of described conductive layer 1/ semi-conductor/conducting layer 2 three-decker respectively, to stop that the impurity in described P type semiconductor or N type semiconductor spreads in described conductive layer 1 and conductive layer 2.
8. manufacturing process as claimed in claim 1, it is characterized in that, conductive layer 1 and/or the conductive layer 2 of described conductive layer 1/ semi-conductor/conducting layer 2 three-decker comprise Pt, Au, Rd, Ir, Ru, Pd, Ag, Mo, Cr, W, Ti, Ta or CuAl.
9. manufacturing process as claimed in claim 1, it is characterized in that, described top electrode and/or described hearth electrode comprise metal level Cu; Or comprise sandwich construction TaN/Ta/Cu/Ta/TaN or TiN/Ti/Cu/Ti/TiN, wherein TaN/Ta or TiN/Ti at Cu top is as hard mask.
10. the manufacturing process as described in claim 1-9, it is characterized in that, described hearth electrode defines some first guiding lines, described top electrode defines some second guiding lines arranged in a crossed manner with described some first guiding lines, thus described some first guiding lines and described some second guiding lines define some crossover nodes; Each described crossover node is provided with a Magnetic Memory unit, and described Magnetic Memory unit is electrically connected with first guiding line at crossover node place residing for it and the second guiding line respectively.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510726489.5A CN105514262A (en) | 2015-10-30 | 2015-10-30 | Crossing matrix array magnetic random memory manufacturing process |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510726489.5A CN105514262A (en) | 2015-10-30 | 2015-10-30 | Crossing matrix array magnetic random memory manufacturing process |
Publications (1)
Publication Number | Publication Date |
---|---|
CN105514262A true CN105514262A (en) | 2016-04-20 |
Family
ID=55722088
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201510726489.5A Pending CN105514262A (en) | 2015-10-30 | 2015-10-30 | Crossing matrix array magnetic random memory manufacturing process |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN105514262A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107527993A (en) * | 2016-06-20 | 2017-12-29 | 上海磁宇信息科技有限公司 | A kind of MTJ contact electrode and forming method thereof |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1445782A (en) * | 2002-03-14 | 2003-10-01 | 惠普公司 | Storage device array magnetic bit with of with sharing one common line |
CN1487523A (en) * | 2002-03-15 | 2004-04-07 | ��������˹�����տ����� | Improved diode used in MRAM device and producing method thereof |
CN101256831A (en) * | 2007-01-30 | 2008-09-03 | 三星电子株式会社 | Memory devices including multi-bit memory cells having magnetic and resistive memory elements and related methods |
CN103021449A (en) * | 2011-09-26 | 2013-04-03 | 株式会社东芝 | Magnetic random access memory |
US20150249096A1 (en) * | 2012-09-10 | 2015-09-03 | James John Lupino | Three dimension integrated circuits employing thin film transistors |
-
2015
- 2015-10-30 CN CN201510726489.5A patent/CN105514262A/en active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1445782A (en) * | 2002-03-14 | 2003-10-01 | 惠普公司 | Storage device array magnetic bit with of with sharing one common line |
CN1487523A (en) * | 2002-03-15 | 2004-04-07 | ��������˹�����տ����� | Improved diode used in MRAM device and producing method thereof |
CN101256831A (en) * | 2007-01-30 | 2008-09-03 | 三星电子株式会社 | Memory devices including multi-bit memory cells having magnetic and resistive memory elements and related methods |
CN103021449A (en) * | 2011-09-26 | 2013-04-03 | 株式会社东芝 | Magnetic random access memory |
US20150249096A1 (en) * | 2012-09-10 | 2015-09-03 | James John Lupino | Three dimension integrated circuits employing thin film transistors |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107527993A (en) * | 2016-06-20 | 2017-12-29 | 上海磁宇信息科技有限公司 | A kind of MTJ contact electrode and forming method thereof |
CN107527993B (en) * | 2016-06-20 | 2020-05-26 | 上海磁宇信息科技有限公司 | Magnetic tunnel junction contact electrode and forming method thereof |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US12048167B2 (en) | Electronic devices including a seed region and magnetic regions | |
CN107112416B (en) | Semiconductor device, magnetic tunnel junction and method of manufacturing the same | |
US10355045B1 (en) | Three dimensional perpendicular magnetic junction with thin-film transistor | |
CN104183613B (en) | Semiconductor device and its manufacturing method | |
KR102456674B1 (en) | Magnetic memory device and method of fabricating the same | |
CN105470275A (en) | Manufacturing process of cross-torque array-type magnetic random memory | |
US8803266B2 (en) | Storage nodes, magnetic memory devices, and methods of manufacturing the same | |
US11631716B2 (en) | Cross-point spin-transfer torque magnetoresistive memory array and method of making the same | |
US12069964B2 (en) | Three dimensional perpendicular magnetic tunnel junction with thin film transistor array | |
US10937479B1 (en) | Integration of epitaxially grown channel selector with MRAM device | |
US20130051115A1 (en) | Integrated circuit with backside passive variable resistance memory and method for making the same | |
US10629649B2 (en) | Method of making a three dimensional perpendicular magnetic tunnel junction with thin-film transistor | |
KR20160056376A (en) | Method of forming metal oxide layer and magnetic memory device including the same | |
US7615771B2 (en) | Memory array having memory cells formed from metallic material | |
JP2024528302A (en) | Spin-orbit torque magnetoresistive random access memory array | |
US10957370B1 (en) | Integration of epitaxially grown channel selector with two terminal resistive switching memory element | |
CN105655481A (en) | Super-dense cross matrix array type magnetic random access memory manufacturing technology | |
US20190288191A1 (en) | Selective growth of seed layer for magneto-resistive random access memory | |
CN105405860A (en) | Crossing matrix column type magnetic random memory and reading-writing method thereof | |
CN105514262A (en) | Crossing matrix array magnetic random memory manufacturing process | |
CN104701453B (en) | A kind of multiple bit unit magnetic memory device regulated and controled by cushion | |
CN105529344A (en) | Fabrication process for cross matrix-type magnetic random access memory | |
CN105470385A (en) | Manufacturing process of cross-torque array-type magnetic random memory | |
CN107331770A (en) | A kind of method of four layer masks patterned magnetic tunnel knot | |
WO2022142712A1 (en) | Magnetic storage unit and magnetic memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20160420 |