CN105490157B - A kind of control method and its device of laser - Google Patents
A kind of control method and its device of laser Download PDFInfo
- Publication number
- CN105490157B CN105490157B CN201410525029.1A CN201410525029A CN105490157B CN 105490157 B CN105490157 B CN 105490157B CN 201410525029 A CN201410525029 A CN 201410525029A CN 105490157 B CN105490157 B CN 105490157B
- Authority
- CN
- China
- Prior art keywords
- signal
- input
- laser
- way
- liang
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Semiconductor Lasers (AREA)
Abstract
The present invention relates to field of laser device technology, disclose the control method and its device of a kind of laser.This method comprises: step S1, inputs Q signal all the way；Step S2 carries out logical process to the Q signal of input, obtains at least two new Q signals；Step S3 is controlled corresponding laser using at least two new Q signals obtained in step S2 and issues laser beam；Step S4 carries out conjunction beam to the laser beam issued in step S3, so that the frequency of the laser beam after conjunction beam and Q release time are consistent with the Q signal of input.The present invention controls corresponding laser by the way that a Q signal is converted at least two new Q signals and issues laser beam, finally laser beam is synthesized again, to form high power laser, have the advantages that structure is simple, convenient to use and research and development difficulty is small, at low cost.
Description
Technical field
The present invention relates to field of laser device technology, more specifically, the control method of in particular to a kind of laser and its
Device.
Background technique
Currently, it is often required to use high power laser in industrial processing field, as shown in Figure 1, in the prior art general
Principle be using input Q signal 1 ' come control 3 ' outgoing laser beam 6 of laser ', but the research and development technology of high power laser
Greatly, especially powerful ultraviolet laser, have research and development technology difficulty is big, it is poor to realize high power laser output effect,
And the disadvantages of at high cost.
Summary of the invention
It is an object of the invention to for the technical problems in the prior art, provide, one kind is high-efficient, fragment rate is low
Laser control method and its device.
In order to solve posed problems above, the technical solution adopted by the present invention are as follows:
A kind of control method of laser, includes the following steps,
Step S1 inputs Q signal all the way；
Step S2 carries out logical process to the Q signal of input, obtains at least two new Q signals；
Step S3 is controlled corresponding laser using at least two new Q signals obtained in step S2 and issued
Laser beam；
Step S4 carries out conjunction beam to the laser beam issued in step S3, so as to close the frequency and Q release of the laser beam after beam
Time is consistent with the Q signal of input.
According to a preferred embodiment of the invention: the power that the laser beam after beam is closed in the step S4 is institute in step S3
The sum of power of laser beam of generation.
According to a preferred embodiment of the invention: logical process in the step S2 specifically,
Step S21 is divided using Q signal all the way of the bistable d flip-flop to input, and to the signal benefit after frequency dividing
Reverse phase is carried out with phase inverter；
Step S22, using two two input AND gate circuits to after bistable d flip-flop divides signal, by anti-
The Q signal all the way inputted in signal and step S1 after phase device reverse phase makees logical AND processing, to generate at least two signal pulsewidths
It is identical, phase phase difference one input the Q signal period Q signal.
According to a preferred embodiment of the invention: further including using phase inverter to by two input AND gate circuit logical process
At least two Q signals afterwards carry out reverse phase processing.
The present invention also provides a kind of devices of control method for realizing above-mentioned laser, comprising:
Q signal logic processing circuit obtains at least two new Q for carrying out logical process to the Q signal all the way of input
Signal；
At least two lasers being connect with the output end of Q signal logic processing circuit, for according at least two new Q
The control of signal issues laser beam；
The sharp combiner module being connect with the laser beam output end of at least two lasers, for at least two lasers
The laser beam of sending carries out conjunction beam, so that the frequency of the laser beam after conjunction beam and Q release time are consistent with the Q signal of input.
According to a preferred embodiment of the invention: the Q signal logic processing circuit is at the Q signal logic of positive output
Manage circuit comprising,
Bistable d flip-flop, for being divided to the Q signal all the way of input；
The first phase inverter being connect with bistable d flip-flop output end, for carrying out reverse phase processing to the signal after frequency dividing；
First liang of input that input terminal is connect with the output end of the Q signal all the way of input, the first phase inverter respectively and door electricity
Road, twice and pulsewidth the QA letter identical with the Q signal all the way of input for obtaining the Q signal all the way that a cycle is input
Number；
Second liang of input that input terminal is connect with the Q signal all the way of input, bistable d flip-flop output end respectively and door electricity
Road, twice and pulsewidth the QB letter identical with the Q signal all the way of input for obtaining the Q signal all the way that a cycle is input
Number.
According to a preferred embodiment of the invention: the model SN74HCT273 of the bistable d flip-flop, described first
The model 74HC04M of phase inverter, the model of first liang of input AND gate circuit and second liang of input AND gate circuit
74HC08D。
According to a preferred embodiment of the invention: the Q signal logic processing circuit is at the Q signal logic of anti-phase output
Manage circuit comprising,
Bistable d flip-flop, for being divided to the Q signal all the way of input；
The first phase inverter being connect with bistable d flip-flop output end, for carrying out reverse phase processing to the signal after frequency dividing；
First liang of input that input terminal is connect with the output end of the Q signal all the way of input, the first phase inverter respectively and door electricity
Road, twice and pulsewidth the QA letter identical with the Q signal all the way of input for obtaining the Q signal all the way that a cycle is input
Number；
Second liang of input that input terminal is connect with the Q signal all the way of input, bistable d flip-flop output end respectively and door electricity
Road, twice and pulsewidth the QB letter identical with the Q signal all the way of input for obtaining the Q signal all the way that a cycle is input
Number；
And further include be set to first liang input AND gate circuit output end the second phase inverter, and be set to second liang it is defeated
Enter the third phase inverter of AND gate circuit output end.
According to a preferred embodiment of the invention: the model SN74HCT273 of the bistable d flip-flop, described first
The model of phase inverter, the second phase inverter and third phase inverter is 74HC04M, first liang of input AND gate circuit and second liang
Input the model 74HC08D of AND gate circuit.
Compared with prior art, the beneficial effects of the present invention are: the present invention is by being converted at least two for a Q signal
A new Q signal issues laser beam to control corresponding laser, finally again synthesizes laser beam, to form big function
Rate laser has the advantages that structure is simple, convenient to use and research and development difficulty is small, at low cost.
Detailed description of the invention
Fig. 1 is the schematic diagram of the control method of laser in the prior art.
Fig. 2 is the schematic diagram of the control device of laser of the present invention.
Fig. 3 is the flow chart of the control method of laser in the present invention.
Fig. 4 is the specific flow chart of step S2 in Fig. 3 of the present invention
Fig. 5 is the schematic diagram of the Q signal logic processing circuit of positive output in the control device of laser of the present invention.
Fig. 6 is the schematic diagram of the Q signal logic processing circuit of anti-phase output in the control device of laser of the present invention.
Fig. 7 is that positive exports logic timing figure in the control device of laser of the present invention.
Fig. 8 is anti-phase output logic timing figure in the control device of laser of the present invention.
Specific embodiment
To facilitate the understanding of the present invention, a more comprehensive description of the invention is given in the following sections with reference to the relevant attached drawings.In attached drawing
Give presently preferred embodiments of the present invention.But the invention can be realized in many different forms, however it is not limited to this paper institute
The embodiment of description.On the contrary, purpose of providing these embodiments is keeps the understanding to the disclosure more thorough
Comprehensively.
Unless otherwise defined, all technical and scientific terms used herein and belong to technical field of the invention
The normally understood meaning of technical staff is identical.Term as used herein in the specification of the present invention is intended merely to description tool
The purpose of the embodiment of body, it is not intended that in the limitation present invention.
Embodiment one
Refering to shown in Fig. 2~Fig. 3, the present embodiment provides a kind of control methods of laser, comprising the following steps:
The first step inputs Q signal 1 all the way；
Second step carries out logical process to the Q signal of input, obtains at least two new Q signal QA, QB；Specifically: it is first
First, it is divided using all the way Q signal 1 of the bistable d flip-flop to input, and the signal after frequency dividing is carried out using phase inverter
Reverse phase；Then, AND gate circuits are inputted to the signal, anti-by phase inverter after bistable d flip-flop divides using two two
The Q signal all the way inputted in signal and step S1 after phase makees logical AND processing, the identical, phase at least two signal pulsewidths of generation
Q signal QA, the QB in the Q signal period of phase difference one input.
Third step is controlled corresponding laser using obtained in second step at least two new Q signals and issued
Laser beam；
4th step carries out conjunction beam to the laser beam issued in third step, so as to close the frequency and Q release of the laser beam after beam
The Q signal 1 of time and input is consistent；Also, the power for closing the laser beam after beam is the function of generated laser beam in step S3
The sum of rate.
In order to realize the control of anti-phase output, the present embodiment further includes being patrolled using phase inverter by two input AND gate circuits
Volume treated, and at least two Q signals carry out reverse phase processing.
The principle of the present embodiment is: right therewith to control by the way that a Q signal is converted at least two new Q signals
The laser answered issues laser beam, finally again synthesizes laser beam, to form high power laser, makes method of the invention
It is whole to have the advantages that simple structure, convenient to use and research and development difficulty are small, at low cost.
In general, the present embodiment is that a Q signal is converted into two new Q signals, when a Q signal changes into multiple Q letters
Number when, logic processing circuit can be corresponding complicated.
Embodiment two
As shown in fig.4, the present embodiment also provides a kind of device of the control method of laser for realizing embodiment one, packet
It includes:
It is new to obtain at least two for carrying out logical process to the Q signal all the way 1 of input for Q signal logic processing circuit 2
Q signal QA, QB；
At least two lasers 3,4 being connect with the output end of Q signal logic processing circuit 2, for according at least two
The control of new Q signal issues laser beam；
The sharp combiner module 5 being connect with the laser beam output end of at least two lasers 3,4, for swashing at least two
The laser beam that light device QA, QB are issued carries out conjunction beam, so as to close the frequency and the Q letter of Q release time and input of the laser beam 6 after beam
Number 1 consistent.
Preferably, the conjunction beam process of the sharp combiner module 5 in the present embodiment are as follows: two beams or multiple laser are passed through light
The reasonable layout of eyeglass, or reflection or transmission or reflection and transmission combination are learned, multiple laser is physically made to synthesize beam of laser
Process, this swash combiner method may there are many kinds of, arbitrarily closed the light path design of beam with a kind of be able to achieve and be adapted to this
The sharp combiner module 5 of embodiment.
As shown in fig.5, Q signal logic processing circuit 2 described in the present embodiment is at the Q signal logic of positive output
Manage circuit comprising: bistable d flip-flop 12, for the signal of Qin all the way 11 to input, (Qin signal 11 is equal to Q signal
1) it is divided；The first phase inverter 14 being connect with 12 output end of bistable d flip-flop, it is anti-for being carried out to the signal after frequency dividing
Phase processor；Connect respectively with the output end of the signal 11 of Qin all the way of input, the first phase inverter 14 first liang input of input terminal with
Gate circuit 16, twice and pulsewidth and the Qin all the way of input for obtaining the signal of Qin all the way 11 that a cycle is input are believed
Number 11 identical QA signals 17；Input terminal is connect with the signal of Qin all the way 11 of input, 12 output end of bistable d flip-flop respectively
Second liang of input AND gate circuit 18, twice of the signal of Qin all the way 11 for obtaining that a cycle is input and pulsewidth with it is defeated
The identical QB signal 19 of the signal of Qin all the way 11 entered.
The principle of the Q signal logic processing circuit 2 are as follows: Qin signal 11 is input to the end CLK of bistable d flip-flop 12, i.e.,
Q1 signal 13 after the available Qin signal 11 of Q output of bistable d flip-flop 12 is divided, Q1 signal 13 is through first
Phase inverter 14 carries out paraphase and obtains Q2 signal 15, and Q2 signal 15 is input to a wherein input terminal for first liang of input and door 16, Qin
Signal 11 is input to first liang of input and another input terminal of door 16, i.e., obtains Qin letter in the output end of first liang of input and door 16
Numbers 11 2 doubling times and pulsewidth QA signal 17 equal with Qin signal 11.
And Q1 signal 13 is input to second liang of input and the wherein input terminal of door 18, Q signal 11 be input to second liang it is defeated
Enter with another input terminal of door 18, i.e., obtain 2 doubling times of Q signal 11 and pulsewidth and Q in second liang of input and the output end of door 18
The equal phase of signal 11 lags behind the QB signal 19 of 11 1 signal periods of Q signal.
Please refer to the logic timing figure for the phase control output that shown in Fig. 7, is positive, positive phase control described in the present embodiment is
High level controls laser and emits laser, and low level control laser closes laser；Qin signal 11 be control laser according to
The frequency and pulsewidth of Qin signal exports laser；Qin signal 11 has carried out frequency dividing by bistable d flip-flop 12 and has obtained Q1
Signal 13, as can be seen from the figure the period of Q1 signal is 2 times of Qin signal；Q1 signal carries out reverse phase through the first phase inverter 14
After obtain Q2 signal；Q2 signal and Qin signal carry out logic and operation with door 16 through first liang of input and obtain QA signal, Q1 signal
Logic and operation, which is carried out, with door 18 through second liang of input with Qin signal obtains QB signal；QA controls A laser 3 and goes out light, QB control
B laser 4 goes out light, and two beam laser carry out conjunction beam, that is, QA and QB has carried out logic or operation, so two beams swash combiner
It is also comparable to Q signal one laser of control afterwards and relatively carries out out light according to the frequency and pulsewidth of Q signal, laser power is
The superposition of two beam laser.
Preferably, the model SN74HCT273 of the bistable d flip-flop 12 in the present embodiment, first reverse phase
The model 74HC04M of device 14, the model of first liang of input AND gate circuit 16 and second liang of input AND gate circuit 18
74HC08D。
The present embodiment is also suitble to combination of multi-path laser beam control system, is not limited at this time with discrete logical device realization, can also be with
Realize that multichannel Q signal is exported by CPLD or FPGA, as long as when controlling multi-path laser output by processing Q signal timing
Sequence, the final technology for closing beam are adapted to the present embodiment.
Embodiment three
As shown in fig.6, the other structures of the present embodiment are identical as embodiment two, and the difference is that: in the present embodiment
The Q signal logic processing circuit 2 is 11 logic processing circuit of Qin signal of anti-phase output comprising: bistable state D triggering
Device 12, for being divided to the signal of Qin all the way 11 of input；The first reverse phase being connect with 12 output end of bistable d flip-flop
Device 14, for carrying out reverse phase processing to the signal after frequency dividing；Input terminal respectively with the signal 11 of Qin all the way of input, the first reverse phase
First liang of input AND gate circuit 16 of the output end connection of device 14, for obtaining the signal of Qin all the way 11 that a cycle is input
Twice and pulsewidth QA signal 17 identical with the signal 11 of Qin all the way of input；Input terminal is believed with the Qin all the way of input respectively
Numbers 11, second liang of input AND gate circuit 18 of 12 output end of bistable d flip-flop connection is to input for obtaining a cycle
Twice and pulsewidth QB signal 19 identical with the signal 11 of Qin all the way of input of Qin signal 11 all the way；It and further include setting
The second phase inverter 20 of 16 output end of AND gate circuit is inputted in first liang, and is set to second liang of input 18 output end of AND gate circuit
Third phase inverter 21.
The principle of the Q signal logic processing circuit 2 are as follows: Qin signal 11 is input to the end CLK of bistable d flip-flop 12, i.e.,
Q1 signal 13 after the available Qin signal 11 of Q output of bistable d flip-flop 12 is divided；Q1 signal 13 is through first
Phase inverter 14 carries out paraphase and obtains Q2 signal 15, and Q2 signal 15 is input to a wherein input terminal for first liang of input and door 16, Qin
Signal 11 is input to first liang of input and another input terminal of door 26, i.e., obtains Qin letter in the output end of first liang of input and door 16
Numbers 11 2 doubling times and pulsewidth QA signal 17 equal with Qin signal 11.QA signal 17 is input to the second phase inverter 20 and is fallen
Mutually obtain 2 doubling times of the Qin signal 11 of reverse phase and pulsewidth NQA signal 22 equal with Qin signal 11.
Q1 signal 13 is input to a wherein input terminal for second liang of input AND gate circuit 18, and Qin signal 11 is input to second
The two input another input terminals of AND gate circuit 18, i.e., the output end for inputting AND gate circuit 18 at second liang obtain 2 times of Qin signal 11
Period and pulsewidth phase identical with Qin signal 11 lag behind the QB signal 19 of 11 1 signal periods of Qin signal；QB signal 19
Be input to third phase inverter 21 carry out paraphase obtain reverse phase Qin signal 11 2 doubling times and pulsewidth it is equal with Qin signal 11
Phase lags behind the NQB signal 23 of 11 1 signal periods of Qin signal.
As shown in fig.8, reverse phase control described in the present embodiment is low level for the logic timing figure of reverse phase control output
It controls laser and emits laser, high level controls laser and closes laser；Qin signal is control laser according to Qin signal
Frequency and pulsewidth export laser；Qin signal has carried out frequency dividing by bistable d flip-flop 12 and has obtained signal Q1, Cong Tuzhong
It can be seen that the period of Q1 signal is 2 times of Qin signal；Q1 signal obtains Q2 signal after the first phase inverter 14 carries out reverse phase；
Q1 signal and Qin signal carry out logic and operation with door 16 through first liang of input and obtain QA signal, and QA signal is through the second phase inverter
NQA signal is obtained after 20 progress reverse phases；Q2 signal carries out logic and operation through second liang of input AND gate circuit 18 with Qin signal and obtains
To QB signal, QB signal obtains NQB signal after third phase inverter 21 carries out reverse phase；NQA controls A laser 3 and goes out light, NQB control
B laser 4 processed goes out light, and two beam laser carry out conjunction beam, that is, NQA and NQB has carried out logic and operation, so two beam laser
It is also comparable to Q signal one laser of control after conjunction beam and carries out out light, laser power according to the frequency and pulsewidth of Q signal
It is the superposition of two beam laser.
Preferably, the model SN74HCT273 of the bistable d flip-flop 12 in the present embodiment, first reverse phase
The model of device 14, the second phase inverter 20 and third phase inverter 21 is 74HC04M, first liang of input 16 He of AND gate circuit
The model 74HC08D of second liang of input AND gate circuit 18.
The above embodiment is a preferred embodiment of the present invention, but embodiments of the present invention are not by above-described embodiment
Limitation, other any changes, modifications, substitutions, combinations, simplifications made without departing from the spirit and principles of the present invention,
It should be equivalent substitute mode, be included within the scope of the present invention.
Claims (7)
1. a kind of control method of laser, it is characterised in that: the control method includes the following steps,
Step S1 inputs Q signal all the way；
Step S2 carries out logical process to the Q signal of input, obtains two new Q signals, specifically include:
Step S21 is divided using Q signal all the way of the bistable d flip-flop to input, and to the signal after frequency dividing using instead
Phase device carries out reverse phase；
Step S22, using two two input AND gate circuits to after bistable d flip-flop divides signal, by phase inverter
The Q signal all the way inputted in signal and step S1 after reverse phase makees logical AND processing, the identical, phase with two signal pulsewidths of generation
Differ the Q signal in the Q signal period of an input；
Step S3 is controlled corresponding laser using two new Q signals obtained in step S2 and issues laser beam；
Step S4 carries out conjunction beam to the laser beam issued in step S3, so as to close frequency and the Q release time of the laser beam after beam
It is consistent with the Q signal of input.
2. the control method of laser according to claim 1, it is characterised in that: close the laser after beam in the step S4
The power of beam is the sum of the power of generated laser beam in step S3.
3. the control method of laser according to claim 1, it is characterised in that: further include using phase inverter to by two
Two Q signals after inputting AND gate circuit logical process carry out reverse phase processing.
4. a kind of control device of laser, for realizing the controlling party of laser described in claims 1 to 3 any one
Method, it is characterised in that: including,
Q signal logic processing circuit (2) obtains two new Q signals for the progress logical process of Q signal all the way to input,
The Q signal logic processing circuit (2) is the Q signal logic processing circuit of positive output or the Q signal logic of anti-phase output
Processing circuit comprising,
Bistable d flip-flop (12), for being divided to the Q signal all the way of input；
The first phase inverter (14) being connect with bistable d flip-flop (12) output end, for carrying out reverse phase to the signal after frequency dividing
Processing；
First liang of input that input terminal is connect with the output end of the Q signal all the way of input, the first phase inverter (14) respectively and door electricity
Road (16), twice and pulsewidth for obtaining the Q signal all the way that a cycle is input are identical with the Q signal all the way of input
QA signal；Connect respectively with the Q signal all the way of input, bistable d flip-flop (12) output end second liang input of input terminal with
Gate circuit (18), for obtaining twice of the Q signal all the way that a cycle is input and the Q signal phase all the way of pulsewidth and input
Same QB signal；
Two lasers being connect with the output end of Q signal logic processing circuit (2), for the control according to two new Q signals
System issues laser beam；
The sharp combiner module (5) being connect with the laser beam output end of two lasers, for swashing to two laser sendings
Light beam carries out conjunction beam, so that the frequency of the laser beam after conjunction beam and Q release time are consistent with the Q signal of input.
5. the control device of laser according to claim 4, it is characterised in that: the bistable d flip-flop (12)
Model SN74HCT273, the model 74HC04M of first phase inverter (14), first liang of input AND gate circuit (16)
The model 74HC08D of AND gate circuit (18) is inputted with second liang.
6. the control device of laser according to claim 4, it is characterised in that: when the Q signal logic processing circuit
(2) be anti-phase output Q signal logic processing circuit when, further include,
It is set to second phase inverter (20) of first liang of input AND gate circuit (16) output end, and is set to second liang of input and door
The third phase inverter (21) of circuit (18) output end.
7. the control device of laser according to claim 6, it is characterised in that: the bistable d flip-flop (12)
Model SN74HCT273, the model of first phase inverter (14), the second phase inverter (20) and third phase inverter (21) are
74HC04M, the model 74HC08D of first liang of input AND gate circuit (16) and second liang of input AND gate circuit (18).
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410525029.1A CN105490157B (en) | 2014-09-30 | 2014-09-30 | A kind of control method and its device of laser |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410525029.1A CN105490157B (en) | 2014-09-30 | 2014-09-30 | A kind of control method and its device of laser |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105490157A CN105490157A (en) | 2016-04-13 |
| CN105490157B true CN105490157B (en) | 2019-03-05 |
Family
ID=55676979
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410525029.1A Active CN105490157B (en) | 2014-09-30 | 2014-09-30 | A kind of control method and its device of laser |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105490157B (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH08228133A (en) * | 1995-02-21 | 1996-09-03 | Advantest Corp | Pulse shaping circuit |
| JP2001339292A (en) * | 2000-05-25 | 2001-12-07 | C & S Technology:Kk | Dual modulus prescaler for high-frequency synthesizer |
| CN101079631A (en) * | 2007-05-24 | 2007-11-28 | 中国科学院微电子研究所 | Dual-mode frequency divider |
| CN201656753U (en) * | 2010-03-26 | 2010-11-24 | 深圳市大族激光科技股份有限公司 | Parallel IGBT driving circuit |
| CN103873047A (en) * | 2014-03-18 | 2014-06-18 | 华为技术有限公司 | Two-divided-frequency device and high-speed multiplexer |
-
2014
- 2014-09-30 CN CN201410525029.1A patent/CN105490157B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH08228133A (en) * | 1995-02-21 | 1996-09-03 | Advantest Corp | Pulse shaping circuit |
| JP2001339292A (en) * | 2000-05-25 | 2001-12-07 | C & S Technology:Kk | Dual modulus prescaler for high-frequency synthesizer |
| CN101079631A (en) * | 2007-05-24 | 2007-11-28 | 中国科学院微电子研究所 | Dual-mode frequency divider |
| CN201656753U (en) * | 2010-03-26 | 2010-11-24 | 深圳市大族激光科技股份有限公司 | Parallel IGBT driving circuit |
| CN103873047A (en) * | 2014-03-18 | 2014-06-18 | 华为技术有限公司 | Two-divided-frequency device and high-speed multiplexer |
Also Published As
| Publication number | Publication date |
|---|---|
| CN105490157A (en) | 2016-04-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103197728B (en) | The implementation method and circuit of different clock-domains burr-free clock switching circuit | |
| CN104767516B (en) | Asynchronous signal synchronous circuit | |
| US9383805B2 (en) | Generating clock on demand | |
| US20160086077A1 (en) | Self-timed, event-driven neurosynaptic core controller | |
| Pipeleers et al. | Generalized KYP lemma with real data | |
| CN104769841A (en) | Clock gating circuit for reducing dynamic power | |
| CN108476021A (en) | Adjustable source rail is multiplexed | |
| WO2016041278A1 (en) | Dynamic clock switching method and apparatus as well as computer readable medium | |
| CN104200180A (en) | Physical unclonable function based on reconfigurable ring oscillators and generation method of physical unclonable function based on reconfigurable ring oscillators | |
| CN107046415A (en) | Internal clocking door control unit and its operating method | |
| Jacobo et al. | Logical operations with localized structures | |
| Leng et al. | Study on a four-dimensional fractional-order system with dissipative and conservative properties | |
| CN104038219B (en) | For reducing the unmatched apparatus and method of sample circuit sequential | |
| US8587338B1 (en) | Method and apparatus for clocking | |
| CN106484029A (en) | Safe burr-free clock switching construction | |
| CN205986799U (en) | Heterogeneous non - overlap clock generation circuit | |
| CN105490157B (en) | A kind of control method and its device of laser | |
| RU2517295C1 (en) | Pulse selector | |
| RU2362266C1 (en) | Self-synchronising single-stage d flip-flop with high active level of control signal | |
| Balaji et al. | Rapid low power Synchronous circuits using transmission gates | |
| Berloff | Evolution of rarefaction pulses into vortex rings | |
| kwon Park et al. | Hardware in the loop (HILS) testing of a power electronics controller with RTDS | |
| CN105306022A (en) | Asymmetric time-delay apparatus used for asynchronous circuit four-phase handshake protocol | |
| CN104135281B (en) | Variable frequency divider and variable frequency division method | |
| CN105676944B (en) | Method of controlling switch, device and the processor of clock network |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |