CN105388675A - Array substrate and liquid crystal displayer - Google Patents

Array substrate and liquid crystal displayer Download PDF

Info

Publication number
CN105388675A
CN105388675A CN201510966824.9A CN201510966824A CN105388675A CN 105388675 A CN105388675 A CN 105388675A CN 201510966824 A CN201510966824 A CN 201510966824A CN 105388675 A CN105388675 A CN 105388675A
Authority
CN
China
Prior art keywords
pixel
switch
article
sweep trace
control end
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201510966824.9A
Other languages
Chinese (zh)
Inventor
孙博
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TCL China Star Optoelectronics Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Technology Co Ltd
Priority to CN201510966824.9A priority Critical patent/CN105388675A/en
Publication of CN105388675A publication Critical patent/CN105388675A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/136286Wiring, e.g. gate line, drain line
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/1368Active matrix addressed cells in which the switching element is a three-electrode device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/124Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Nonlinear Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Mathematical Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Optics & Photonics (AREA)
  • Liquid Crystal (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)

Abstract

The invention discloses an array substrate and a liquid crystal displayer. The array substrate comprises multiple scanning lines, multiple data lines and multiple pixels; each pixel comprises a main pixel body and an auxiliary pixel body, and each pixel region comprises a main pixel switch, an auxiliary pixel switch and a sharing switch; in the pixel region formed by the N<th> scanning line and the M<th> data line, the control end of the corresponding main pixel switch is connected with the N<th> scanning line, the input end of the corresponding main pixel switch is connected with the M<th> data line, and the output end of the corresponding main pixel switch is connected with a main pixel electrode; the control end of the corresponding auxiliary pixel switch is connected with the N<th> scanning line, the input end of the corresponding auxiliary pixel switch is connected with the M<th> data line, and the output end of the corresponding auxiliary pixel switch is connected with an auxiliary pixel electrode; the control end of the corresponding sharing switch is connected with the (N+/-n)<th> scanning line, the input end of the corresponding sharing switch is connected with a common electrode, and the output end of the corresponding sharing switch is connected with the auxiliary pixel electrode. In this way, a circuit in a panel can be simplified, the pixel aperture opening ratio is increased easily, and the narrow-bezel panel is obtained.

Description

A kind of array base palte and liquid crystal display
Technical field
The present invention relates to display technique field, particularly relate to a kind of array base palte and liquid crystal display.
Background technology
TFT-LCD LCDs is Thin-film transistor type LCD, TFT liquid crystal is that each pixel is provided with a semiconductor switch, each pixel directly can be controlled by a pulse, thus each node is relatively independent, and can stepless control, not only increase the reaction velocity of display screen, accurately can control display level, so the color of TFT liquid crystal is trueer simultaneously.
In TFT-LCD liquid crystal display, liquid crystal has different orientations in different electric fields, at this moment, due to the optical birefringence of liquid crystal, the backlight light imported in liquid crystal can be made to produce different transmitances, and then produce GTG, light path is placed the trichromatic color blocking of RGB, then different colours can be obtained, different bright dark picture.
When watching liquid crystal display with great visual angle, because angle is different, therefore the penetrance of backlight on all directions of liquid crystal molecule is also different, and the transmittance experienced is also variant, thus produces industry said colour cast (Colorshift) phenomenon.
Summary of the invention
The technical matters that the present invention mainly solves is to provide a kind of array base palte and liquid crystal display, can make the circuit reduction in panel, is conducive to the aperture opening ratio improving pixel, realizes the narrow frame of panel.
For solving the problems of the technologies described above, the technical scheme that the present invention adopts is: provide a kind of array base palte, comprise multi-strip scanning line, a plurality of data lines and multiple pixel, sweep trace and the mutual cross arrangement of data line are to form pixel region, each pixel region arranges a pixel, wherein, each pixel comprises a main pixel and a secondary pixel, arranges a main pixel switch, a secondary pixel switch and shares switch in each pixel region; In the pixel region that N article of sweep trace and M bar of data line are formed, the control end of main pixel switch is connected with N article of sweep trace, and its input end is connected with M article of data line, and its output terminal connects main pixel electrode; The control end of secondary pixel switch is connected with N article of sweep trace, and its input end is connected with M article of data line, its output terminal auxiliary connection pixel electrode; The control end sharing switch connects N ± n article of sweep trace, and its input end connects public electrode, its output terminal auxiliary connection pixel electrode; Wherein, N, M, n are natural number.
Wherein, the control end sharing switch connects N+n article of sweep trace, n≤5.
Wherein, the control end sharing switch connects N-n article of sweep trace, n≤5, N≤6.
Wherein, the control end sharing switch passes inter-level vias to be connected to N ± n article of sweep trace by a conductor.
Wherein, this conductor is ITO.
Wherein, this inter-level vias is positioned at cushion or the insulation course of array base palte.
Wherein, main pixel switch, secondary pixel switch and shared switch are thin film transistor (TFT), and the control end of main pixel switch, secondary pixel switch and shared switch, input end and output terminal be the grid of corresponding thin film transistor (TFT), source electrode and drain electrode respectively.
For solving the problems of the technologies described above, another technical solution used in the present invention is: provide a kind of liquid crystal display, comprise display panel and backlight, the liquid crystal layer that display panel comprises array base palte, color membrane substrates and is arranged between array base palte and color membrane substrates; Wherein, array base palte comprises multi-strip scanning line, a plurality of data lines and multiple pixel, sweep trace and the mutual cross arrangement of data line are to form pixel region, each pixel region arranges a pixel, wherein, each pixel comprises a main pixel and a secondary pixel, arranges a main pixel switch, a secondary pixel switch and shares switch in each pixel region; In the pixel region that N article of sweep trace and M bar of data line are formed, the control end of main pixel switch is connected with N article of sweep trace, and its input end is connected with M article of data line, and its output terminal connects main pixel electrode; The control end of secondary pixel switch is connected with N article of sweep trace, and its input end is connected with M article of data line, its output terminal auxiliary connection pixel electrode; The control end sharing switch connects N ± n article of sweep trace, and its input end connects public electrode, its output terminal auxiliary connection pixel electrode; Wherein, N, M, n are natural number.
Wherein, the control end sharing switch connects N+n article of sweep trace, n≤5.
Wherein, the control end sharing switch passes inter-level vias to be connected to N+n article of sweep trace by a conductor.
The invention has the beneficial effects as follows: the situation being different from prior art, the present invention comprises a main pixel and a secondary pixel by the pixel in the array base palte that provides, arranges a main pixel switch, a secondary pixel switch and shares switch in each pixel region; In the pixel region that N article of sweep trace and M bar of data line are formed, the control end sharing switch connects N+1 article of sweep trace, its input end connects public electrode, its output terminal auxiliary connection pixel electrode, in order to when N+1 line scanning, drag down the some position of sub-pixel electrode in N-th row, main pixel in the same pixel of N-th row and the deflection angle of the liquid crystal of secondary pixel are distinguished consequently to some extent, and main pixel is different with the GTG of secondary pixel, thus make the view effect of liquid crystal display wider, solve the color offset phenomenon produced when watching from liquid crystal display different angles.Meanwhile, because the control end of shared switch directly connects N+1 article of sweep trace, without the need to increasing unnecessary surface sweeping line, simplifying circuit, being conducive to the aperture opening ratio improving pixel, realizing the narrow frame of panel.
Accompanying drawing explanation
Fig. 1 is the circuit diagram of array base palte first embodiment of the present invention;
Fig. 2 is the structural representation of array base palte first embodiment of the present invention;
Fig. 3 is the circuit diagram of array base palte second embodiment of the present invention;
Fig. 4 is the structural representation of array base palte second embodiment of the present invention;
Fig. 5 is the structural representation of liquid crystal display one embodiment of the present invention.
Embodiment
Consult Fig. 1, the circuit diagram of array base palte first embodiment of the present invention, this array base palte comprises multi-strip scanning line, a plurality of data lines and multiple pixel, sweep trace and the mutual cross arrangement of data line are to form pixel region, each pixel region arranges a pixel, wherein, each pixel comprises a main pixel (Mainpixel) and a secondary pixel (Subpixel), arranges a main pixel switch, a secondary pixel switch and shares switch in each pixel region.
Particularly, as shown in Figure 1, between every two sweep traces, also comprise a public electrode distribution COM, between two articles of public electrode distribution COM, form pixel region 100 by N article of sweep trace G (N) and M article of data line S (M).Wherein, two articles of adjacent with N article of sweep trace G (N) public electrode distribution COM form main pixel region 101 and secondary pixel region 102 with N article of sweep trace G (N) respectively.
In the pixel region 100 that N article of sweep trace G (N) and M article of data line S (M) are formed, the control end of main pixel switch T1 is connected with N article of sweep trace G (N), its input end is connected with M article of data line S (M), and its output terminal connects main pixel electrode 1011; The control end of secondary pixel switch T2 is connected with N article of sweep trace G (N), and its input end is connected with M article of data line S (M), its output terminal auxiliary connection pixel electrode 1021; The control end sharing switch T3 connects N+1 article of sweep trace G (N+1), and its input end connects public electrode distribution COM, its output terminal auxiliary connection pixel electrode 1021; Wherein, N, M, n are natural number.
Therefore, specifically expand the pixel of permutation to, namely the control end of the shared switch of the capable pixel of N-1 connects N article of sweep trace, and the control end of the shared switch of N-th row pixel connects N+1 article of sweep trace, the control end of the shared switch of the capable pixel of N+1 connects N+2 article of sweep trace, by that analogy.
Particularly, in the work of liquid crystal display, for N-th row and N+1 line scanning, present embodiment is described in detail:
When scanning N-th row, namely N article of sweep trace G (N) passes into high level signal, and main pixel switch T1 and secondary pixel switch T2 all opens.In main pixel region 101, because main pixel switch T1 opens, data line S (M) charges to main pixel electrode 1011; In secondary pixel region 102, because secondary pixel switch T2 opens, data line S (M) charges to sub-pixel electrode 1021.
After N-th row has scanned, N article of sweep trace G (N) passes into low level signal, and main pixel switch T1 and secondary pixel switch T2 all closes.Now scan N+1 capable, namely N+1 article of sweep trace G (N+1) passes into high level signal, control end due to shared switch T3 connects N+1 article of sweep trace G (N+1), shared switch T3 is opened, thus the current potential of sub-pixel electrode 1021 is dragged down, make winner's pixel electrode 1011 different with the voltage of sub-pixel electrode 1021 further, therefore, voltage difference between main pixel electrode 1011 and public electrode and the voltage difference between sub-pixel electrode 1021 and public electrode are not identical yet, thus change the GTG turning to formation different of liquid crystal molecule, make the view effect of liquid crystal display wider.
Consult Fig. 2, the structural representation of array base palte first embodiment of the present invention, the control end sharing switch T3 passes inter-level vias to be connected to N+1 article of sweep trace by a conductor 200 simultaneously.
It should be noted that, corresponding diagram 1 and Fig. 2, in order to the control end showing shared switch T3 intuitively passes inter-level vias to be connected to the technical characteristic of N+1 article of sweep trace by a conductor 200, in Fig. 2, dotted line take upper part as the secondary pixel region in N-th row pixel, the secondary pixel region 102 in corresponding diagram 1; Dotted line is the main pixel region in the capable pixel of N+1 with lower part.
Particularly, this conductor 200 can be metal oxide, such as ITO, IGZO etc., also can be the conductor that other resistivity are low.In addition, because conductor 200 can be arranged at the black matrix area between pixel, be light tight region, therefore, this conductor 200 is not limited to the transparent conductor of above-mentioned distance, also can be opaque conductor.
Particularly, this inter-level vias is positioned at nonconducting layer such as cushion or insulation course of array base palte, such as, and SiO x, SiN xlayer, or organic insulator etc.
Wherein, main pixel switch, secondary pixel switch and shared switch are thin film transistor (TFT), and the control end of main pixel switch, secondary pixel switch and shared switch, input end and output terminal be the grid of corresponding thin film transistor (TFT), source electrode and drain electrode respectively.
Be different from prior art, present embodiment comprises a main pixel and a secondary pixel by the pixel in the array base palte that provides, arranges a main pixel switch, a secondary pixel switch and shares switch in each pixel region; In the pixel region that N article of sweep trace and M bar of data line are formed, the control end sharing switch connects N+1 article of sweep trace, its input end connects public electrode, its output terminal auxiliary connection pixel electrode, in order to when N+1 line scanning, drag down the some position of sub-pixel electrode in N-th row, main pixel in the same pixel of N-th row and the deflection angle of the liquid crystal of secondary pixel are distinguished consequently to some extent, and main pixel is different with the GTG of secondary pixel, thus make the view effect of liquid crystal display wider, solve the color offset phenomenon produced when watching from liquid crystal display different angles.Meanwhile, because the control end of shared switch directly connects N+1 article of sweep trace, without the need to increasing unnecessary surface sweeping line, simplifying circuit, being conducive to the aperture opening ratio improving pixel, realizing the narrow frame of panel.
Consult Fig. 3, the circuit diagram of array base palte second embodiment of the present invention, this array base palte comprises multi-strip scanning line, a plurality of data lines and multiple pixel, sweep trace and the mutual cross arrangement of data line are to form pixel region, each pixel region arranges a pixel, wherein, each pixel comprises a main pixel and a secondary pixel, arranges a main pixel switch, a secondary pixel switch and shares switch in each pixel region.
Wherein, the control end of the shared switch in each pixel connects N+n article of sweep trace, n≤5.
Here with in M row, 4 pixels that N-1 is capable, N-th row, N+1 are capable, N+2 is capable are example, present embodiment is described in detail, namely the pixel 310 in Fig. 3, pixel 320, pixel 330 and pixel 340, sweep trace corresponding to these 4 pixels is followed successively by G (N-1), G (N), G (N+1) and G (N+2), and shared switch corresponding to these 4 pixels is followed successively by T31, T32, T33 and T34.
Particularly, each pixel still comprises main pixel and secondary pixel, and such as, pixel 320 comprises main pixel 321 and secondary pixel 322.
In these 4 pixels, with pixel 310, pixel 320 and pixel 330 are a unit, the control end of the shared switch in these 3 pixels is connected to the sweep trace G (N+2) of pixel 340, therefore, when scanning N+2 and being capable, namely N+2 article of sweep trace G (N+2) passes into high level signal, the shared switch T31 that N-1 is capable, the shared switch T32 of N-th row, the shared switch T33 that N+1 is capable opens, thus the current potential of the sub-pixel electrode of this three row is dragged down, make the main pixel electrode of this three row different with the voltage of sub-pixel electrode further, therefore, voltage difference between main pixel electrode and public electrode and the voltage difference between sub-pixel electrode and public electrode are not identical yet, thus change the GTG turning to formation different of liquid crystal molecule, make the view effect of liquid crystal display wider.
Concrete method of attachment can the capable shared switch of reference diagram 4, N-1, the shared switch of N-th row, shared switch that N+1 is capable control end be connected to N+2 article of sweep trace G (N+2) by conductor 400.
Particularly, conductor 400 is through inter-level vias to be connected to N+2 article of sweep trace, and this conductor 400 can be metal oxide, such as ITO, IGZO etc., also can be the conductor that other resistivity are low.In addition, this inter-level vias is positioned at nonconducting layer such as cushion or insulation course of array base palte, such as, and SiO x, SiN xlayer, or organic insulator etc.
Above-mentioned introduction is only for the unit of three row, in other embodiments, also can be two row, four lines or the five-element etc.In addition, the control end sharing switch can also connect N-n article of sweep trace, n≤5, N≤6, such as, just can use this connected mode when reverse scan.
Consult Fig. 5, the structural representation of liquid crystal display one embodiment of the present invention, this liquid crystal display, comprises display panel 510 and backlight 520, the liquid crystal layer 512 that display panel 510 comprises array base palte 513, color membrane substrates 511 and is arranged between array base palte 513 and color membrane substrates 511.
Wherein, array base palte 513 comprises multi-strip scanning line, a plurality of data lines and multiple pixel, sweep trace and the mutual cross arrangement of data line are to form pixel region, each pixel region arranges a pixel, wherein, each pixel comprises a main pixel and a secondary pixel, arranges a main pixel switch, a secondary pixel switch and shares switch in each pixel region; In the pixel region that N article of sweep trace and M bar of data line are formed, the control end of main pixel switch is connected with N article of sweep trace, and its input end is connected with M article of data line, and its output terminal connects main pixel electrode; The control end of secondary pixel switch is connected with N article of sweep trace, and its input end is connected with M article of data line, its output terminal auxiliary connection pixel electrode; The control end sharing switch connects N ± n article of sweep trace, and its input end connects public electrode, its output terminal auxiliary connection pixel electrode; Wherein, N, M, n are natural number.
Particularly, the control end sharing switch passes inter-level vias to be connected to N ± n article of sweep trace by a conductor.
Array base palte 513 in present embodiment is as the array base palte in each embodiment above-mentioned, its structure and embodiment similar, repeat no more here.
Be different from prior art, shared switch in array base palte in present embodiment liquid crystal display in N-th row pixel is connected to N ± n article of sweep trace through conductor by inter-level vias, when N ± n line scanning, open the shared switch in N-th row pixel thus to drag down in N-th row pixel the current potential of time pixel electrode, make the potential difference (PD) of major-minor pixel different, form different gray-scale intensity, make the visual angle of liquid crystal display wider; On the other hand, because the control end of shared switch directly connects N+1 article of sweep trace, without the need to increasing unnecessary surface sweeping line, simplifying circuit, being conducive to the aperture opening ratio improving pixel, realizing the narrow frame of panel.
The foregoing is only embodiments of the present invention; not thereby the scope of the claims of the present invention is limited; every utilize instructions of the present invention and accompanying drawing content to do equivalent structure or equivalent flow process conversion; or be directly or indirectly used in other relevant technical fields, be all in like manner included in scope of patent protection of the present invention.

Claims (10)

1. an array base palte, comprise multi-strip scanning line, a plurality of data lines and multiple pixel, described sweep trace and the mutual cross arrangement of data line are to form pixel region, each described pixel region arranges pixel described in, it is characterized in that, each pixel comprises a main pixel and a secondary pixel, arranges a main pixel switch, a secondary pixel switch and shares switch in each described pixel region;
N article of sweep trace and M bar of data line formed one described in pixel region, the control end of described main pixel switch is connected with described N article of sweep trace, and its input end is connected with described M article of data line, and its output terminal connects main pixel electrode; The control end of described secondary pixel switch is connected with described N article of sweep trace, and its input end is connected with described M article of data line, its output terminal auxiliary connection pixel electrode;
The control end of described shared switch connects N ± n article of sweep trace, and its input end connects public electrode, and its output terminal connects described sub-pixel electrode; Wherein, N, M, n are natural number.
2. array base palte according to claim 1, is characterized in that, the control end of described shared switch connects N+n article of sweep trace, n≤5.
3. array base palte according to claim 1, is characterized in that, the control end of described shared switch connects N-n article of sweep trace, n≤5, N≤6.
4. the array base palte according to any one of claim 1-3, is characterized in that, the control end of described shared switch passes inter-level vias to be connected to described N ± n article of sweep trace by a conductor.
5. array base palte according to claim 4, is characterized in that, described conductor is ITO.
6. array base palte according to claim 4, is characterized in that, described inter-level vias is positioned at cushion or the insulation course of described array base palte.
7. array base palte according to claim 1, it is characterized in that, described main pixel switch, secondary pixel switch and shared switch are thin film transistor (TFT), and the control end of described main pixel switch, secondary pixel switch and shared switch, input end and output terminal be the grid of corresponding described thin film transistor (TFT), source electrode and drain electrode respectively.
8. a liquid crystal display, comprises display panel and backlight, the liquid crystal layer that described display panel comprises array base palte, color membrane substrates and is arranged between described array base palte and described color membrane substrates;
Wherein, described array base palte comprises multi-strip scanning line, a plurality of data lines and multiple pixel, described sweep trace and the mutual cross arrangement of data line are to form pixel region, each described pixel region arranges pixel described in, it is characterized in that, each pixel comprises a main pixel and a secondary pixel, arranges a main pixel switch, a secondary pixel switch and shares switch in each described pixel region;
N article of sweep trace and M bar of data line formed one described in pixel region, the control end of described main pixel switch is connected with described N article of sweep trace, and its input end is connected with described M article of data line, and its output terminal connects main pixel electrode; The control end of described secondary pixel switch is connected with described N article of sweep trace, and its input end is connected with described M article of data line, its output terminal auxiliary connection pixel electrode;
The control end of described shared switch connects N ± n article of sweep trace, and its input end connects public electrode, and its output terminal connects described sub-pixel electrode; Wherein, N, M, n are natural number.
9. liquid crystal display according to claim 8, is characterized in that, the control end of described shared switch connects N+n article of sweep trace, n≤5.
10. liquid crystal display according to claim 8 or claim 9, is characterized in that, the control end of described shared switch by a conductor through inter-level vias to be connected to described N+n article of sweep trace.
CN201510966824.9A 2015-12-21 2015-12-21 Array substrate and liquid crystal displayer Pending CN105388675A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510966824.9A CN105388675A (en) 2015-12-21 2015-12-21 Array substrate and liquid crystal displayer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510966824.9A CN105388675A (en) 2015-12-21 2015-12-21 Array substrate and liquid crystal displayer

Publications (1)

Publication Number Publication Date
CN105388675A true CN105388675A (en) 2016-03-09

Family

ID=55421107

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510966824.9A Pending CN105388675A (en) 2015-12-21 2015-12-21 Array substrate and liquid crystal displayer

Country Status (1)

Country Link
CN (1) CN105388675A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106019741A (en) * 2016-06-07 2016-10-12 深圳市华星光电技术有限公司 Pixel structure, liquid crystal display panel and drive method of liquid crystal display panel
CN114830217A (en) * 2019-12-16 2022-07-29 乐金显示有限公司 Gate driver and display device including the same
US11900885B2 (en) 2020-12-23 2024-02-13 Boe Technology Group Co., Ltd. Display panel and display apparatus

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20080098882A (en) * 2007-05-07 2008-11-12 삼성전자주식회사 Liquid crystal display
CN101441380A (en) * 2008-12-18 2009-05-27 上海广电光电子有限公司 LCD device of multi-domain vertical orientation mode
CN102591083A (en) * 2012-03-20 2012-07-18 深圳市华星光电技术有限公司 Charge share-type pixel structure
CN102713747A (en) * 2010-01-15 2012-10-03 夏普株式会社 Liquid crystal display device
CN103400563A (en) * 2013-08-15 2013-11-20 深圳市华星光电技术有限公司 Array substrate and liquid crystal display device

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20080098882A (en) * 2007-05-07 2008-11-12 삼성전자주식회사 Liquid crystal display
CN101441380A (en) * 2008-12-18 2009-05-27 上海广电光电子有限公司 LCD device of multi-domain vertical orientation mode
CN102713747A (en) * 2010-01-15 2012-10-03 夏普株式会社 Liquid crystal display device
CN102591083A (en) * 2012-03-20 2012-07-18 深圳市华星光电技术有限公司 Charge share-type pixel structure
CN103400563A (en) * 2013-08-15 2013-11-20 深圳市华星光电技术有限公司 Array substrate and liquid crystal display device

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106019741A (en) * 2016-06-07 2016-10-12 深圳市华星光电技术有限公司 Pixel structure, liquid crystal display panel and drive method of liquid crystal display panel
WO2017210943A1 (en) * 2016-06-07 2017-12-14 深圳市华星光电技术有限公司 Pixel structure, liquid crystal display panel, and drive method thereof
CN114830217A (en) * 2019-12-16 2022-07-29 乐金显示有限公司 Gate driver and display device including the same
CN114830217B (en) * 2019-12-16 2023-12-29 乐金显示有限公司 Gate driver, pixel structure, display panel and display device
US11900861B2 (en) 2019-12-16 2024-02-13 Lg Display Co., Ltd. Gate driver and display device comprising same
US11900885B2 (en) 2020-12-23 2024-02-13 Boe Technology Group Co., Ltd. Display panel and display apparatus

Similar Documents

Publication Publication Date Title
CN105093740B (en) Array substrate, liquid crystal display panel and its liquid crystal display device
CN105159001B (en) Array substrate and its manufacturing method, display panel and display device
CN102169259B (en) Thin film transistor array substrate and liquid crystal display device
CN106873226A (en) A kind of touch-control display panel
CN106782404A (en) Pixel driving framework and liquid crystal display panel
CN104375312B (en) A kind of COA array base paltes and liquid crystal display panel
CN105093717B (en) Liquid crystal display device and electronic equipment
CN103676389A (en) Pixel structure
CN105094486A (en) Built-in self-capacitance touch display panel and manufacturing method thereof
CN103454823B (en) A kind of array base palte and display panels
KR101197043B1 (en) Display device and driving method thereof
US20190302556A1 (en) Liquid crystal display device
CN103529611A (en) Array substrate and liquid crystal display panel
CN105511187A (en) Display panel and display device
CN108646480A (en) A kind of vertical alignment-type liquid crystal display
CN105511175A (en) Display panel and manufacturing method thereof
US20170115522A1 (en) Liquid crystal display having increased resistance to short circuits and method of manufacturing the same
CN105278192A (en) Pixel drive circuit, array substrate and liquid crystal panel
CN105629605A (en) Array substrate, LCD (Liquid Crystal Display) panel and LCD device
CN105388675A (en) Array substrate and liquid crystal displayer
CN108459446A (en) A kind of liquid crystal display
CN105374334A (en) Liquid crystal display panel structure
US10209541B2 (en) Liquid crystal display device and method for manufacturing the same
US10127880B2 (en) Liquid-crystal display device having control line groups
CN106814510A (en) Liquid crystal display device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20160309