CN105264500A - Data transmission method and apparatus - Google Patents
Data transmission method and apparatus Download PDFInfo
- Publication number
- CN105264500A CN105264500A CN201480000735.2A CN201480000735A CN105264500A CN 105264500 A CN105264500 A CN 105264500A CN 201480000735 A CN201480000735 A CN 201480000735A CN 105264500 A CN105264500 A CN 105264500A
- Authority
- CN
- China
- Prior art keywords
- amended
- data cell
- data
- address
- storage device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Abstract
The present invention relates to the technical field of computers, and especially to a data transmission method and apparatus, so as to solve the problem that because of large data transmission granularity when modified data is sent, a large amount of unnecessary data may be transmitted, resulting in low data transmission efficiency and waste of energy. The method of the present invention comprises: a host receives a data modification instruction, the data modification instruction comprising address information and data information; the host modifies, according to the data information, at least one data unit of a page stored in a cache that the address information points to, and generates a data writing request, the data writing request comprising each modified data unit and address identification information of each modified data unit; and the host sends the data writing request to a storage device, so that the storage device writes each modified data unit into a memory of the storage device according to an address of each modified data unit.
Description
A kind of data transmission method and engineering device technique field
The present invention relates to field of computer technology, more particularly to a kind of data transmission method and device.
Background technology
Currently, main frame is all based on small computer system interface（Small Computer System Interface, SCSI) standard agreement access remote storage device, under the standard agreement, the reading and writing data request that main frame is carried out all is with logical block（Logical Block, LB) it is smallest transmission unit, wherein, a LB includes one or more sectors（), sector each sector is 512 bytes；Therefore, all not less than 512 bytes of size of data are transmitted when carrying out reading and writing data based on SCSI agreement.
Based on above-mentioned read-write mode, main frame is modified, and amended full page is sent into remote storage device to the data in the page as indicated after having a LB some page (page) in reading remote storage device；Main frame is when the page to reading is modified, it is possible to that only the data of tens bytes can be changed, and when sending amended data, there is still a need for full page is all sent into remote storage device, many unwanted data can thus be transmitted, cause data transmission efficiency relatively low, waste energy consumption.
To sum up, because the data transfer granularity when sending amended data is larger, it is possible to many unwanted data can be transmitted, cause data transmission efficiency relatively low, energy consumption is wasted.The content of the invention
The embodiment of the present invention provides a kind of data transmission method and device, to solve because the data transfer granularity when sending amended data is larger, it is possible to that many unwanted data can be transmitted, causes data transmission efficiency relatively low, the problem of wasting energy consumption.
First aspect, a kind of data transmission method is provided, methods described is applied in storage system, the storage system includes main frame and storage device, the main frame is deposited including Slow, wherein, the Slow is stored with least one page in depositing, each page includes multiple data cells, and the size of the data cell is N number of
Byte, N is the positive integer more than or equal to 1, and the minimum addressing unit that the storage device is supported is a byte, and this method includes：
Host receiving data modification instruction, the data modification instruction includes address information and data message；The main frame is according to the data message, and at least one data cell that the page of middle storage is deposited to the Slow pointed by the address information is modified；
The main frame generates data write request, wherein, the data write request includes the address identification message of amended each data cell and amended each data cell；The address identification message is used for the address that the storage device determines amended each data cell；
The data write request is sent to the storage device by the main frame so that the storage device writes amended each data cell in the memory of the storage device according to the address of amended each data cell.
With reference in a first aspect, in the first possible implementation, methods described also includes：The main frame sets mark for amended each data cell；
The main frame generates data write request, including：The main frame generates the data write request according to the mark.
With reference to the first possible implementation of first aspect, in second of possible implementation, the main frame sets mark for amended each data cell, including：The corresponding dirty position of amended each data cell is carried out set by the main frame；
The main frame generates the data write request according to the mark, including：The main frame is according to the dirty position Jing Guo set, determine the address identification message of amended each data cell and amended each data cell, wherein, the address identification message includes the address and the dirty position of the amended affiliated page of each data cell of the original position of amended each affiliated page of data cell.
With reference to the first possible implementation of first aspect, in the third possible implementation, the main frame sets mark for amended each data cell, including：The element number of the amended each data cell of host record, wherein, different data cells has different element numbers；The main frame generates the data write request according to the mark, including：The main frame determines amended each data cell and amended each data according to the element number of record
The address identification message of unit, wherein, the address identification message includes address and the element number of amended each data cell of the original position of amended each affiliated page of data cell.
Second aspect, a kind of data transmission method is provided, methods described is applied in storage system, the storage system includes main frame and storage device, the main frame is deposited including Slow, the storage device includes memory, and the minimum addressing unit that the memory is supported is a byte, and this method includes：
The storage device receives the data write request that the main frame is sent, the data write request be the page during the main frame is deposited to the Slow at least one data cell modify after generate, and, the data write request includes the address identification message of amended each data cell and amended each data cell, wherein, the page includes multiple data cells, the size of the data cell is N number of byte, and N is the positive integer more than or equal to 1；
The storage device determines the address of amended each data cell according to the address identification message；
The storage device writes amended each data cell in the memory in the storage device according to the address of amended each data cell of the determination.
With reference to second aspect, in the first possible implementation, the address identification message includes the address and the dirty position of the amended affiliated page of each data cell of the original position of amended each affiliated page of data cell；
The storage device determines the address of amended each data cell according to the address identification message, including：
For any one amended data cell, the storage device determines the serial number and the product of data unit size of the dirty position corresponding to any one described amended data cell；
The storage device determines that the address of any one amended data cell is the product and the address of the original position of any one amended affiliated page of data cell and value.
With reference to second aspect, in second of possible implementation, the address identification message includes address and the element number of amended each data cell of the original position of amended each affiliated page of data cell；
The storage device determines the ground of amended each data cell according to the address identification message
Location, including：
For any one amended data cell, the storage device determines the product of the element number of any one amended data cell and the size of data cell；
The storage device determines that the address of any one amended data cell is the product and the address of the original position of any one amended affiliated page of data cell and value.
With reference to second aspect, or the first of second aspect or second of possible implementation, in the third possible implementation, the memory includes：Phase transition storage PCM or variable resistance type memory ReRAM or magnetic RAM MRAM.
The third aspect, a kind of data transmission device is provided, described device is located in the main frame of storage system, and the storage system includes the main frame and storage device, the main frame is deposited including Slow, wherein, the Slow is stored with least one page in depositing, and each page includes multiple data cells, the size of the data cell is N number of byte, N is the positive integer more than or equal to 1, and the minimum addressing unit that the storage device is supported is a byte, and described device includes：
Receiving module, is transmitted to processing module, the data modification instruction includes address information and data message for receiving data modification instruction, and by the data modification instruction of reception；
Processing module, for according to the data message, at least one data cell that the page of middle storage is deposited to the Slow pointed by the address information is modified, and generates data write request, and the data write request of generation is transmitted to sending module；Wherein, the data write request includes the address identification message of amended each data cell and amended each data cell；The address identification message is used for the address that the storage device determines amended each data cell；
Sending module, the data write request for the processing module to be generated is sent to the storage device, so that address of the storage device according to amended each data cell, amended each data cell is write in the memory of the storage device.
With reference to the third aspect, in the first possible implementation, the processing module specifically for：Mark is set for amended each data cell, according to the mark, the data write request is generated.
With reference to the first possible implementation of the third aspect, in second of possible implementation,
The processing module specifically for：
The corresponding dirty position of amended each data cell is subjected to set；According to the dirty position Jing Guo set, determine the address identification message of amended each data cell and amended each data cell, wherein, the address identification message includes the address and the dirty position of the amended affiliated page of each data cell of the original position of amended each affiliated page of data cell.
With reference to the first possible implementation of the third aspect, in the third possible implementation, the processing module specifically for：
The element number of each data cell after record modification, wherein, different data cells has different element numbers；According to the element number of record, determine the address identification message of amended each data cell and amended each data cell, wherein, the address identification message includes address and the element number of amended each data cell of the original position of amended each affiliated page of data cell.
Fourth aspect, a kind of data transmission device is provided, described device is located in the storage device of storage system, the storage system includes main frame and the storage device, the main frame is deposited including Slow, the storage device includes memory, and the minimum addressing unit that the memory is supported is a byte, and described device includes：
Receiving module, for receiving the data write request that the main frame is sent, the data write request is transmitted to determining module；The data write request be the page during the main frame is deposited to the Slow at least one data cell modify after generate, and, the data write request includes the address identification message of amended each data cell and amended each data cell, wherein, the page includes multiple data cells, the size of the data cell is N number of byte, and N is the positive integer more than or equal to 1；
Determining module, is transmitted to writing module for according to the address identification message, determining the address of amended each data cell, and by the address of amended each data cell；
Writing module, for the address of the amended each data cell determined according to the determining module, amended each data cell is write in the memory in the storage device.
With reference to fourth aspect, in the first possible implementation, the address identification message includes repairing
The address of the original position of the affiliated page of each data cell after changing and the dirty position of the amended affiliated page of each data cell；
The determining module specifically for：For any one amended data cell, it is determined that the serial number and the product of data unit size of dirty position corresponding to any one described amended data cell；It is determined that the address of any one amended data cell is the product and the address of the original position of any one amended affiliated page of data cell and value.
With reference to fourth aspect, in second of possible implementation, the address identification message includes address and the element number of amended each data cell of the original position of amended each affiliated page of data cell；
The determining module specifically for：For any one amended data cell, it is determined that any one amended data cell element number and data cell size product；It is determined that the address of any one amended data cell is the product and the address of the original position of any one amended affiliated page of data cell and value.
With reference to fourth aspect, or the first of fourth aspect or second of possible implementation, in the third possible implementation, the memory includes：Phase transition storage PCM or variable resistance type memory ReRAM or magnetic RAM MRAM.
5th aspect, a kind of data transmission device is provided, described device is located in storage system, the storage system includes described device and storage device, described device includes processor and Slow is deposited, wherein, the Slow is stored with least one page in depositing, each page includes multiple data cells, the size of the data cell is N number of byte, and N is the positive integer more than or equal to 1, and the minimum addressing unit that the storage device is supported is a byte, when described device is run, the following method of computing device：
Data modification instruction is received, the data modification instruction includes address information and data message；According to the data message, at least one data cell that the page of middle storage is deposited to the Slow pointed by the address information is modified；
Data write request is generated, wherein, the data write request includes the address identification message of amended each data cell and amended each data cell；The address identification message is used for the address that the storage device determines amended each data cell；
The data write request is sent to the storage device so that the storage device writes amended each data cell in the memory of the storage device according to the address of amended each data cell.
With reference to the 5th aspect, in the first possible implementation, the methods described of the computing device also includes：For amended each data cell, mark is set；In the methods described of the computing device, the generation data write request, including：According to the mark, the data write request is generated.
It is described that for amended each data cell, mark is set in the methods described of the computing device in second of possible implementation with reference to the first possible implementation of the 5th aspect, including：The corresponding dirty position of amended each data cell is subjected to set；
It is described that the data write request is generated according to the mark, including：According to the dirty position Jing Guo set, determine the address identification message of amended each data cell and amended each data cell, wherein, the address identification message includes the address and the dirty position of the amended affiliated page of each data cell of the original position of amended each affiliated page of data cell.
It is described that for amended each data cell, mark is set in the methods described of the computing device in the third possible implementation with reference to the first possible implementation of the 5th aspect, including：The element number of each data cell after record modification, wherein, different data cells has different element numbers；
It is described that the data write request is generated according to the mark, including：According to the element number of record, determine the address identification message of amended each data cell and amended each data cell, wherein, the address identification message includes address and the element number of amended each data cell of the original position of amended each affiliated page of data cell.
6th aspect, a kind of data transmission device is provided, described device is located in storage system, the storage system includes main frame and described device, the main frame is deposited including Slow, and described device includes processor and memory, and the minimum addressing unit that the memory is supported is a byte, when described device is run, the following method of computing device：
Receive the data write request that the main frame is sent, the data write request be the page during the main frame is deposited to the Slow at least one data cell modify after generate, also, the data are write
Entering request includes the address identification message of amended each data cell and amended each data cell, wherein, the page includes multiple data cells, and the size of the data cell is N number of byte,
N is the positive integer more than or equal to 1；
According to the address identification message, the address of amended each data cell is determined；
According to the address of amended each data cell of the determination, amended each data cell is write in the memory in the storage device.
With reference to the 6th aspect, in the first possible implementation, the address identification message includes the address and the dirty position of the amended affiliated page of each data cell of the original position of amended each affiliated page of data cell；
It is described according to the address identification message in the methods described of the computing device, the address of amended each data cell is determined, including：
For any one amended data cell, the storage device determines the serial number and the product of data unit size of the dirty position corresponding to any one described amended data cell；
The storage device determines that the address of any one amended data cell is the product and the address of the original position of any one amended affiliated page of data cell and value.
With reference to the 6th aspect, in second of possible implementation, the address identification message includes address and the element number of amended each data cell of the original position of amended each affiliated page of data cell；
It is described according to the address identification message in the methods described of the computing device, the address of amended each data cell is determined, including：
For any one amended data cell, the storage device determines the product of the element number of any one amended data cell and the size of data cell；
The storage device determines that the address of any one amended data cell is the product and the address of the original position of any one amended affiliated page of data cell and value.
With reference to first or second of possible implementation of the 6th aspect, or the 6th aspect, in the third possible implementation, the memory includes：Phase transition storage PCM or variable resistance type memory ReRAM or magnetic RAM MRAM.
Brief description of the drawings
Fig. 1 is the application scenarios schematic diagram of the embodiment of the present invention；
Fig. 2 is the data transmission method flow chart that the embodiment of the present invention one is provided；
Fig. 3 is the schematic diagram in the embodiment of the present invention using the amended each data cell of dirty bit identification method mark；
Fig. 4 is the schematic diagram of amended each data cell that main frame is sent to storage device and the address identification message based on dirty position；
Fig. 5 is the schematic diagram of the amended data cell that main frame is sent to storage device and the address identification message based on element number；
Fig. 6 is by the whole page（Whole Page) and subpage frame（Sub Page) mixed transport schematic diagram；Fig. 7 is the data transmission method flow chart that the embodiment of the present invention two is provided；
Fig. 8 is the data transmission method flow chart that the embodiment of the present invention three is provided；
Fig. 9 is the data transmission device structural representation that the embodiment of the present invention four is provided；
Figure 10 is the data transmission device structural representation that the embodiment of the present invention five is provided；
Figure 11 is the data transmission device structural representation that the embodiment of the present invention six is provided；
Figure 12 is the data transmission device structural representation that the embodiment of the present invention seven is provided.Embodiment
To make the purpose, technical scheme and advantage of the embodiment of the present invention clearer, below in conjunction with the accompanying drawing in the embodiment of the present invention, technical scheme in the embodiment of the present invention is clearly and completely described, obviously, described embodiment is a part of embodiment of the invention, rather than whole embodiments.Based on the embodiment in the present invention, the every other embodiment that those of ordinary skill in the art are obtained under the premise of creative work is not made belongs to the scope of protection of the invention.
As shown in Fig. 1, for the application scenarios schematic diagram of the embodiment of the present invention, the embodiment of the present invention is applied in storage system, storage system includes main frame 1 and storage device 2, wherein, main frame 1 includes Slow and deposits 10, and storage device 2 includes memory 20, and memory 20 is non-volatile solid storage of future generation
(Non- Violate Memory, NVM) medium, becomes than mouth mesh and deposits 4 all devices（Phase Change Memory, PCM), variable resistance type memory（Resistive Random Access Memory, ReRAM), magnetic RAM（Magnetic Random Access Memory, MRAM) etc., the minimum addressing unit that the memory of these types is supported is a byte；In the embodiment of the present invention, main frame 1 reads the page in storage device 2（Page after), the page write-in Slow of reading is deposited 10, after data modification instruction is received, the write-in Slow data cells for depositing the page in 10 modified；Wherein, the page that each Slow is deposited in 10 includes multiple data cells；Here, each page during main frame 1 deposits Slow is according to granularity division is set as some, and each part is referred to as a data cell.The size of the data cell is N byte, and N is the positive integer more than or equal to 1.After the modification data of main frame 1, generate data write request, the data write request includes the address identification message of amended each data cell and amended each data cell, the data write request of generation is sent to storage device 2 by main frame 1, storage device 2 is according to address identification message, the address of amended each data cell is determined, according to the address of determination, amended each data cell is write in memory 20.In the embodiment of the present invention, main frame 1 to storage device 2 when sending amended data, the data cell belonging to amended data is only sent to storage device 2, without full page is sent into storage device 2, so as to reduce many unnecessary data transfers, data transmission efficiency is drastically increased.
With reference to Figure of description, the embodiment of the present invention is described in further detail；
As shown in Fig. 2 the data transmission method flow chart provided for the embodiment of the present invention one, including： S201 :Host receiving data modification instruction, the data modification instruction includes address information and data message；
Before this step, main frame is after the data read command of user's triggering is received, data read request is sent to storage device, the data read request includes the address information of the page of main frame needs reading, the address information can be logical address, virtual address or physical address of the page etc., the data read request that storage device Receiving Host is sent, and the page pointed by the address information in the data read request is sent to main frame；Main frame is after the page of storage device transmission is received, during the page write-in Slow of reception is deposited.
In step S201, main frame is read after the above-mentioned page, if receiving the data modification instruction of user's triggering,
Then determine the address information and data message in the data modification instruction.Wherein, the data message includes amended data；The address information is used to indicate the position in the page residing for the data of modification, can specifically include page bias internal amount.Such as, the data modification instruction indicates to add the amended data included in the data message at the position that page bias internal amount is 111000100000 in the above-mentioned page of reading.
S202:The main frame is according to the data message, and at least one data cell that the page of middle storage is deposited to the Slow pointed by the address information is modified；
In this step, main frame Slow is deposited in each page according to setting granularity division as some, each part is referred to as a data cell, set the size of granularity namely the size of each data cell, in specific implementation, the size of data cell can be according to actual needs set, such as, each page according to afterbody high speed Slow can be deposited row（Last Level Cache Line) granularity divided, and so, the size of each data cell is the size of Last Level Cache Line granularities, is tens bytes.
In above-mentioned steps, main frame is after the data modification instruction of user's triggering is received, address information in being instructed according to the data modification, it is determined that needing the data cell belonging to the data of modification, and the data message in being instructed according to data modification, pair determine data cell in data modify.Such as, the page division for being 4KB by the size of reading is five data cells, and the corresponding ranges of logical addresses of each data cell is followed successively by： 000000000000-1100110011 , 1100110011-11001100110 , 11001100110-100110011001 , 100110011001-110011001100 ,
110011001100-111111111111 ;If the data modification instruction indicates to add the amended data included in the data message at the position that page bias internal amount is 111000100000 in the page of reading, then according to page bias internal amount 111000100000 (belonging to above-mentioned ranges of logical addresses 110011001100-111111111111), it is determined that needing last data cell that the data cell changed is the page.
S203 :The main frame generates data write request；Wherein, the data write request includes the address identification message of amended each data cell and amended each data cell；The address identification message is used for the address that the storage device determines amended each data cell.
, can be to be amended per number when being modified to data cell in specific implementation process
Set and mark according to unit；According to the mark of setting, the address identification message of amended each data cell and amended each data cell is determined.Setting the mode of mark has a variety of, such as, can use dirty bit identification method or data unit number label method.According to dirty bit identification method, then the address and the dirty position of the amended affiliated page of each data cell of the main original position including amended each affiliated page of data cell of address above mentioned identification information.According to data unit number label method, then address above mentioned the identification information mainly address of the original position including amended each affiliated page of data cell and the element number of amended each data cell.
S204:The data write request is sent to the storage device by the main frame so that the storage device writes amended each data cell in the memory of the storage device according to the address of amended each data cell.
In above-mentioned steps S203 and step S204, address identification message of the main frame according to amended each data cell and for identifying amended each data cell, generate data write request, and it is sent to storage device, address identification message of the storage device in the data write request, determine the address of amended each data cell, such as virtual address, logical address, physical address, according to the address of determination, the corresponding position that amended each data cell is write in memory.
In above-mentioned steps S202, main frame to any one data cell after modifying, set and mark for the data cell, changed with identifying the data cell, finally, main frame determines that these mark the address identification message of the amended data cell identified respectively and amended data cell according to one or more marks of setting.Specifically, mark is set there are following two modes：
The first：Dirty position（Dirty bit) label method；Here, dirty position is data cell dirty bit, for representing whether corresponding data cell is modified；
Specifically, the main frame sets mark for amended each data cell, including：The corresponding dirty position of amended each data cell is carried out set by the main frame；The main frame generates the data write request according to the mark, including：The main frame is according to the dirty position of each set, determine the address identification message of amended each data cell and amended each data cell, wherein, the address identification message includes the address and the dirty position of the amended affiliated page of each data cell of the original position of amended each affiliated page of data cell.
In aforesaid way, if some data cell in the page is changed, the corresponding dirty position of the data cell is subjected to set, for example, it is 1 by the dirty position, the dirty position for not having set in the page then represents that the corresponding data cell in the dirty position is not changed；Here, if the size of full page is 4KB, each data cell is 64 bits（Byte 8byte (i.e. 64bit)), is then needed to identify the dirty position of all data cells in the page；It is the schematic diagram for marking amended each data cell in the embodiment of the present invention using dirty bit identification method as shown in Fig. 3.
In specific implementation process, the data cell after all modifications in the page can be determined after it is determined that completing modification to full page, according to the dirty position Jing Guo set, and by the address of the original position of the page, the dirty position of the page（Dirty position including set and the dirty position without set）, and each set the corresponding data cell in dirty position generate a packet after be sent to storage device, be the schematic diagram of amended each data cell that main frame is sent to storage device and the address identification message based on dirty position as shown in Fig. 4.
Storage device is after above-mentioned amended data cell and address identification message based on dirty position is received, according to the address identification message, it is determined that the address of each amended data cell, each amended data cell is write in corresponding address；In specific implementation, for any one amended data cell, storage device determines the serial number and the product of data unit size of the dirty position corresponding to any one described amended data cell；It is determined that the address of any one amended data cell is the product and the address of the original position of any one amended affiliated page of data cell and value.Specifically, for any one amended data cell, storage device can according to below equation determine described in any one amended data cell address A:
A = B + n X k
Wherein, B is the address of the original position of any one amended affiliated page of data cell, the dirty position that n represents corresponding to any one described amended data cell is n-th of dirty position of any one amended affiliated page of data cell, and k is the size of data cell.
In above-mentioned formula, n-th of dirty position refers to full page being in turn divided into after multiple data cells according to the logical order of data, the dirty position of correspondence nth data element.
Second：Element number label method；In this mode, different data cells has different lists
Member numbering；
Specifically, the main frame is that amended data cell sets mark, including：The element number of the amended data cell of host record；
The main frame generates the data write request according to the mark, including：The main frame is according to the element number of record, determine the address identification message of amended data cell and amended data cell, wherein, the address identification message includes address and the element number of amended data cell of the original position of the affiliated page of amended data cell.
In specific implementation process, can be after it is determined that completing the modification to full page, according to the element number of record, determine amended data cell in the page, and by the address of the original position of the page, the number of data cell in the page after all modifications, the element number of data cell in the page after all modifications and each amended data cell are sent to storage device after generating a packet, here, the number of amended data cell is used for the length that storage device determines the packet of reception, it can be identified with 1 byte；As shown in figure 5, the schematic diagram of amended data cell from main frame to storage device that sent for and the address identification message based on element number.
Storage device is after above-mentioned amended data cell and address identification message based on element number is received, according to the address identification message, it is determined that the address of each amended data cell, each amended data cell is write in corresponding address；In specific implementation, for any one amended data cell, storage device determines the product of the element number of any one amended data cell and the size of data cell；Storage device determines that the address of any one amended data cell is the product and the address of the original position of any one amended affiliated page of data cell and value.Specifically, for any one amended data cell, storage device can according to below equation determine described in any one amended data cell address A:
A = B + L X k
Wherein, B is the address of the original position of any one amended affiliated page of data cell, and L is the element number of any one amended data cell, and k is the size of data cell.
In specific implementation process, if main frame have read multiple pages, and each page therein is modified, in addition to above- mentioned information, one can also be added again in the packet for be sent to storage device
Page number information；If the data cell for having partial page all in the multiple pages read is all modified, the another part page only partial data unit is modified, then the page that all data cells are all modified and the page that only partial data unit is modified can be distinguished using different transmission marks, separately below using the whole page（Whole Page) and subpage frame（Sub Page) represent the page that all data cells are all modified and the page that only partial data unit is modified；As shown in fig. 6, being by the whole page（Whole Page) and subpage frame（Sub Page) mixed transport schematic diagram, using first transmission indicate（Such as 0x00) indicate the whole page, indicated using the second transmission（Such as OxFF) indicate subpage frame, number, the address of the original position of each whole page and the amended page of the whole page are followed successively by after first transmission mark, the second transmission is followed successively by number, the address identification message of each subpage frame and the amended data cell of subpage frame after indicating.
Corresponding with above-described embodiment, the embodiment of the present invention additionally provides the data transmission method below based on storage device side, and similar to the aforementioned embodiment, repetition part is embodied, repeats no more；
As shown in Fig. 7, the data transmission method flow chart provided for the embodiment of the present invention two, methods described is applied in storage system, the storage system includes main frame and storage device, the main frame is deposited including Slow, the storage device includes memory, and the minimum addressing unit that the memory is supported is a byte, including：
S701 :The data write request that storage device Receiving Host is sent, the data write request be the page during the main frame is deposited to the Slow at least one data cell modify after generate, and, the data write request includes the address identification message of amended each data cell and amended each data cell, wherein, the page includes multiple data cells, and the size of the data cell is N number of byte, and N is the positive integer more than or equal to 1；
S702:The storage device determines the address of amended each data cell according to the address identification message；
S703:The storage device writes amended each data cell in the memory in the storage device according to the address of amended each data cell of the determination.
Alternatively, in step S701, the address identification message includes the address and the dirty position of the amended affiliated page of each data cell of the original position of amended each affiliated page of data cell；
In step S702, the storage device determines the address of amended each data cell according to the address identification message, including：
For any one amended data cell, the storage device determines the serial number and the product of data unit size of the dirty position corresponding to any one described amended data cell；
The storage device determines that the address of any one amended data cell is the product and the address of the original position of any one amended affiliated page of data cell and value.
Alternatively, in step S701, the address identification message includes address and the element number of amended each data cell of the original position of amended each affiliated page of data cell；
In step S702, the storage device determines the address of amended each data cell according to the address identification message, including：For any one amended data cell, the storage device determines the product of the element number of any one amended data cell and the size of data cell；The storage device determines that the address of any one amended data cell is the product and the address of the original position of any one amended affiliated page of data cell and value.
The method that the embodiment of the present invention carries out data transmission is further illustrated below by a specific embodiment；
As shown in figure 8, the data transmission method flow chart provided for the embodiment of the present invention three, including： S801 :Main frame sends data read request after the data read command of user's triggering is received to storage device, and the data read request includes the address information of the page of main frame needs reading.
S802:The data read request that storage device Receiving Host is sent, and the page pointed by the address information in the data read request is sent to main frame.
S803 :Main frame is after the instruction of the data modification including address information and data message is received, according to the data message, at least one data cell that the page of middle storage is deposited to the Slow pointed by the address information is modified, and generates data write request；Wherein, the data write request includes the address identification message of amended each data cell and amended each data cell.
S804:The data write request is sent to the storage device by the main frame.
S805 :Storage device, according to the address identification message in the data write request, determines the address of amended each data cell after the data write request of main frame transmission is received；
S806:The storage device writes amended each data cell in the memory in the storage device according to the address of amended each data cell of determination.
Based on same inventive concept, a kind of data transmission device corresponding with data transmission method is additionally provided in the embodiment of the present invention, because the principle that the device solves problem is similar to data transmission method of the embodiment of the present invention, therefore the implementation of the device may refer to the implementation of method, repeats part and repeats no more.
As shown in Figure 9, the data transmission device structural representation provided for the embodiment of the present invention four, described device is located in the main frame of storage system, the storage system includes the main frame and storage device, the main frame is deposited including Slow, wherein, the Slow is stored with least one page in depositing, each page includes multiple data cells, the size of the data cell is N number of byte, N is the positive integer more than or equal to 1, and the minimum addressing unit that the storage device is supported is a byte, and described device includes：
Receiving module 91, is transmitted to processing module 92, the data modification instruction includes address information and data message for receiving data modification instruction, and by the data modification instruction of reception；
Processing module 92, for according to the data message, at least one data cell that the page of middle storage is deposited to the Slow pointed by the address information is modified, and generates data write request, and the data write request of generation is transmitted to sending module 93;Wherein, the data write request includes the address identification message of amended each data cell and amended each data cell；The address identification message is used for the address that the storage device determines amended each data cell；
Sending module 93, the data write request for the processing module 92 to be generated is sent to the storage device, so that address of the storage device according to amended each data cell, amended each data cell is write in the memory of the storage device.
Alternatively, the processing module 92 specifically for：
Mark is set for amended each data cell, according to the mark, the data write request is generated.
Alternatively, the processing module 92 specifically for：
The corresponding dirty position of amended each data cell is subjected to set；According to the dirty position Jing Guo set, the address identification message of amended each data cell and amended each data cell is determined, wherein, the address identification message includes the start bit of amended each affiliated page of data cell
The address put and the dirty position of the amended affiliated page of each data cell.
Alternatively, the processing module 92 specifically for：
The element number of each data cell after record modification, wherein, different data cells has different element numbers；According to the element number of record, determine the address identification message of amended each data cell and amended each data cell, wherein, the address identification message includes address and the element number of amended each data cell of the original position of amended each affiliated page of data cell.
As shown in Figure 10, the data transmission device structural representation provided for the embodiment of the present invention five, described device is located in the storage device of storage system, the storage system includes main frame and the storage device, the main frame is deposited including Slow, the storage device includes memory, and the minimum addressing unit that the memory is supported is a byte, and described device includes：
Receiving module 101, for receiving the data write request that the main frame is sent, the data write request is transmitted to determining module 102;The data write request be the page during the main frame is deposited to the Slow at least one data cell modify after generate, and, the data write request includes the address identification message of amended each data cell and amended each data cell, wherein, the page includes multiple data cells, the size of the data cell is N number of byte, and N is the positive integer more than or equal to 1；
Determining module 102, is transmitted to writing module 103 for according to the address identification message, determining the address of amended each data cell, and by the address of amended each data cell;
Writing module 103, for the address of the amended each data cell determined according to the determining module 102, amended each data cell is write in the memory in the storage device.
Alternatively, the address identification message includes the address and the dirty position of the amended affiliated page of each data cell of the original position of amended each affiliated page of data cell；
The determining module 102 specifically for：For any one amended data cell, it is determined that the serial number and the product of data unit size of dirty position corresponding to any one described amended data cell;It is determined that the address of any one amended data cell is the product and the address of the original position of any one amended affiliated page of data cell and value.
Alternatively, the address identification message includes address and the element number of amended each data cell of the original position of amended each affiliated page of data cell；
The determining module 102 specifically for：For any one amended data cell, it is determined that any one amended data cell element number and data cell size product；It is determined that the address of any one amended data cell is the product and the address of the original position of any one amended affiliated page of data cell and value.
Alternatively, the memory includes：Phase transition storage PCM or variable resistance type memory ReRAM or magnetic RAM MRAM.
As shown in figure 11, the data transmission device structural representation provided for the embodiment of the present invention six, described device is located in storage system, the storage system includes described device and storage device, described device includes processor 111 and Slow deposits 112, wherein, the Slow is stored with least one page in depositing 112, each page includes multiple data cells, the size of the data cell is N number of byte, N is the positive integer more than or equal to 1, the minimum addressing unit that the storage device is supported is a byte, when described device is run, the processor 111 performs following method：
Data modification instruction is received, the data modification instruction includes address information and data message；According to the data message, at least one data cell that the page of middle storage is deposited to the Slow pointed by the address information is modified；
Data write request is generated, wherein, the data write request includes the address identification message of amended each data cell and amended each data cell；The address identification message is used for the address that the storage device determines amended each data cell；
The data write request is sent to the storage device so that the storage device writes amended each data cell in the memory of the storage device according to the address of amended each data cell.
Alternatively, the methods described that the processor 111 is performed also includes：For amended each data cell, mark is set；In the methods described that the processor 111 is performed, the generation data write request, including：According to the mark, the data write request is generated.
Alternatively, in the methods described that the processor 111 is performed, described is amended each data
Unit sets mark, including：The corresponding dirty position of amended each data cell is subjected to set；It is described that the data write request is generated according to the mark, including：According to the dirty position Jing Guo set, determine the address identification message of amended each data cell and amended each data cell, wherein, the address identification message includes the address and the dirty position of the amended affiliated page of each data cell of the original position of amended each affiliated page of data cell.
Alternatively, it is described that for amended each data cell, mark is set in the methods described that the processor 111 is performed, including：The element number of each data cell after record modification, wherein, different data cells has different element numbers；
It is described that the data write request is generated according to the mark, including：According to the element number of record, determine the address identification message of amended each data cell and amended each data cell, wherein, the address identification message includes address and the element number of amended each data cell of the original position of amended each affiliated page of data cell.
As shown in figure 12, the data transmission device structural representation provided for the embodiment of the present invention seven, described device is located in storage system, the storage system includes main frame and described device, the main frame is deposited including Slow, and described device includes processor 121 and memory 122, and the minimum addressing unit that the memory 122 is supported is a byte, when described device is run, the processor 121 performs following method：Receive the data write request that the main frame is sent, the data write request be the page during the main frame is deposited to the Slow at least one data cell modify after generate, and, the data write request includes the address identification message of amended each data cell and amended each data cell, wherein, the page includes multiple data cells, and the size of the data cell is N number of byte, and N is the positive integer more than or equal to 1；
According to the address identification message, the address of amended each data cell is determined；
According to the address of amended each data cell of the determination, amended each data cell is write in the memory in the storage device.
Alternatively, the address identification message includes the address and the dirty position of the amended affiliated page of each data cell of the original position of amended each affiliated page of data cell；
It is described according to the address identification message in the methods described that the processor 121 is performed, it is determined that
The address of amended each data cell, including：
For any one amended data cell, the storage device determines the serial number and the product of data unit size of the dirty position corresponding to any one described amended data cell；
The storage device determines that the address of any one amended data cell is the product and the address of the original position of any one amended affiliated page of data cell and value.
Alternatively, the address identification message includes address and the element number of amended each data cell of the original position of amended each affiliated page of data cell；
It is described according to the address identification message in the methods described that the processor 121 is performed, the address of amended each data cell is determined, including：
For any one amended data cell, the storage device determines the product of the element number of any one amended data cell and the size of data cell；
The storage device determines that the address of any one amended data cell is the product and the address of the original position of any one amended affiliated page of data cell and value.
Alternatively, the memory includes：Phase transition storage PCM or variable resistance type memory ReRAM or magnetic RAM MRAM.
It should be understood by those skilled in the art that, embodiments of the invention can be provided as method, system or computer program product.Therefore, the form of the embodiment in terms of the present invention can use complete hardware embodiment, complete software embodiment or combine software and hardware.Moreover, the present invention can be used (includes but is not limited to magnetic disk storage, CD-ROM, optical memory etc. in one or more computer-usable storage mediums for wherein including computer usable program code）The form of the computer program product of upper implementation.
The present invention is with reference to method according to embodiments of the present invention, device（System）And the flow chart and/or block diagram of computer program product are described.It should be understood that can by the flow in each flow and/or square frame and flow chart and/or block diagram in computer program instructions implementation process figure and/or block diagram and/or square frame combination.These computer program instructions can be provided to the processor of all-purpose computer, special-purpose computer, Embedded Processor or other programmable data processing devices to produce a machine so that producing by the instruction of the computing device of computer or other programmable data processing devices is used to realize the function of specifying in one flow of flow chart or multiple flows and/or one square frame of block diagram or multiple square frames
Device.
These computer program instructions may be alternatively stored in the computer-readable memory that computer or other programmable data processing devices can be guided to work in a specific way, so that the instruction being stored in the computer-readable memory, which is produced, includes the manufacture of command device, the command device realizes the function of being specified in one flow of flow chart or multiple flows and/or one square frame of block diagram or multiple square frames.
These computer program instructions can be also loaded into computer or other programmable data processing devices, so that series of operation steps is performed on computer or other programmable devices to produce computer implemented processing, so that the instruction performed on computer or other programmable devices provides the step of being used to realize the function of specifying in one flow of flow chart or multiple flows and/or one square frame of block diagram or multiple square frames.
Although preferred embodiments of the present invention have been described, but those skilled in the art once know basic creative concept, then other change and modification can be made to these embodiments.So, appended claims are intended to be construed to include preferred embodiment and fall into having altered and changing for the scope of the invention.The spirit and scope of invention.So, if these modifications and variations of the present invention belong within the scope of the claims in the present invention and its equivalent technologies, then the present invention is also intended to comprising including these changes and modification.
Claims (1)
- Claim1st, a kind of data transmission method, characterized in that, methods described is applied in storage system, the storage system includes main frame and storage device, the main frame is deposited including Slow, wherein, the Slow is stored with least one page in depositing, and each page includes multiple data cells, the size of the data cell is N number of byte, N is the positive integer more than or equal to 1, and the minimum addressing unit that the storage device is supported is a byte, and this method includes：Host receiving data modification instruction, the data modification instruction includes address information and data message；The main frame is according to the data message, and at least one data cell that the page of middle storage is deposited to the Slow pointed by the address information is modified；The main frame generates data write request, wherein, the data write request includes the address identification message of amended each data cell and amended each data cell；The address identification message is used for the address that the storage device determines amended each data cell；The data write request is sent to the storage device by the main frame so that the storage device writes amended each data cell in the memory of the storage device according to the address of amended each data cell.2nd, the method as described in claim 1, it is characterised in that methods described also includes：The main frame sets mark for amended each data cell；The main frame generates data write request, including：The main frame generates the data write request according to the mark.3rd, method as claimed in claim 2, it is characterised in that the main frame sets mark for amended each data cell, including：The corresponding dirty position of amended each data cell is carried out set by the main frame；The main frame generates the data write request according to the mark, including：The main frame is according to the dirty position Jing Guo set, determine the address identification message of amended each data cell and amended each data cell, wherein, the address identification message includes the address and the dirty position of the amended affiliated page of each data cell of the original position of amended each affiliated page of data cell. 4th, method as claimed in claim 2, it is characterised in that the main frame sets mark for amended each data cell, including：The element number of the amended each data cell of host record, wherein, different data cells has different element numbers；The main frame generates the data write request according to the mark, including：The main frame is according to the element number of record, determine the address identification message of amended each data cell and amended each data cell, wherein, the address identification message includes address and the element number of amended each data cell of the original position of amended each affiliated page of data cell.5th, a kind of data transmission method, it is characterized in that, methods described is applied in storage system, the storage system includes main frame and storage device, the main frame is deposited including Slow, the storage device includes memory, and the minimum addressing unit that the memory is supported is a byte, and this method includes：The storage device receives the data write request that the main frame is sent, the data write request be the page during the main frame is deposited to the Slow at least one data cell modify after generate, and, the data write request includes the address identification message of amended each data cell and amended each data cell, wherein, the page includes multiple data cells, the size of the data cell is N number of byte, and N is the positive integer more than or equal to 1；The storage device determines the address of amended each data cell according to the address identification message；The storage device writes amended each data cell in the memory in the storage device according to the address of amended each data cell of the determination.6th, method as claimed in claim 5, it is characterised in that the address identification message includes the address and the dirty position of the amended affiliated page of each data cell of the original position of amended each affiliated page of data cell；The storage device determines the address of amended each data cell according to the address identification message, including：For any one amended data cell, the storage device determines the serial number and the product of data unit size of the dirty position corresponding to any one described amended data cell；The storage device determine the address of any one amended data cell for the product with The address and value of the original position of any one amended affiliated page of data cell.7th, method as claimed in claim 5, it is characterised in that the address identification message includes address and the element number of amended each data cell of the original position of amended each affiliated page of data cell；The storage device determines the address of amended each data cell according to the address identification message, including：For any one amended data cell, the storage device determines the product of the element number of any one amended data cell and the size of data cell；The storage device determines that the address of any one amended data cell is the product and the address of the original position of any one amended affiliated page of data cell and value.8th, the method as described in claim 5 ~ 7 is any, it is characterised in that the memory includes：Phase transition storage PCM or variable resistance type memory ReRAM or magnetic RAM MRAM.9th, a kind of data transmission device, characterized in that, described device is located in the main frame of storage system, the storage system includes the main frame and storage device, the main frame is deposited including Slow, wherein, the Slow is stored with least one page in depositing, and each page includes multiple data cells, the size of the data cell is N number of byte, N is the positive integer more than or equal to 1, and the minimum addressing unit that the storage device is supported is a byte, and described device includes：Receiving module, is transmitted to processing module, the data modification instruction includes address information and data message for receiving data modification instruction, and by the data modification instruction of reception；Processing module, for according to the data message, at least one data cell that the page of middle storage is deposited to the Slow pointed by the address information is modified, and generates data write request, and the data write request of generation is transmitted to sending module；Wherein, the data write request includes the address identification message of amended each data cell and amended each data cell；The address identification message is used for the address that the storage device determines amended each data cell；Sending module, the data write request for the processing module to be generated is sent to the storage device, so that address of the storage device according to amended each data cell, amended each data cell is write in the memory of the storage device. 10th, device as claimed in claim 9, it is characterised in that the processing module specifically for：Mark is set for amended each data cell, according to the mark, the data write request is generated.11st, device as claimed in claim 10, it is characterised in that the processing module specifically for：The corresponding dirty position of amended each data cell is subjected to set；According to the dirty position Jing Guo set, determine the address identification message of amended each data cell and amended each data cell, wherein, the address identification message includes the address and the dirty position of the amended affiliated page of each data cell of the original position of amended each affiliated page of data cell.12nd, device as claimed in claim 10, it is characterised in that the processing module specifically for：The element number of each data cell after record modification, wherein, different data cells has different element numbers；According to the element number of record, determine the address identification message of amended each data cell and amended each data cell, wherein, the address identification message includes address and the element number of amended each data cell of the original position of amended each affiliated page of data cell.13rd, a kind of data transmission device, it is characterized in that, described device is located in the storage device of storage system, the storage system includes main frame and the storage device, the main frame is deposited including Slow, the storage device includes memory, and the minimum addressing unit that the memory is supported is a byte, and described device includes：Receiving module, for receiving the data write request that the main frame is sent, the data write request is transmitted to determining module；The data write request be the page during the main frame is deposited to the Slow at least one data cell modify after generate, and, the data write request includes the address identification message of amended each data cell and amended each data cell, wherein, the page includes multiple data cells, the size of the data cell is N number of byte, and N is the positive integer more than or equal to 1；Determining module, is transmitted to writing module for according to the address identification message, determining the address of amended each data cell, and by the address of amended each data cell；Writing module, for the address of the amended each data cell determined according to the determining module, Amended each data cell is write in the memory in the storage device.14th, device as claimed in claim 13, it is characterised in that the address identification message includes the address and the dirty position of the amended affiliated page of each data cell of the original position of amended each affiliated page of data cell；The determining module specifically for：For any one amended data cell, it is determined that the serial number and the product of data unit size of dirty position corresponding to any one described amended data cell；It is determined that the address of any one amended data cell is the product and the address of the original position of any one amended affiliated page of data cell and value.15th, device as claimed in claim 13, it is characterised in that the address identification message includes address and the element number of amended each data cell of the original position of amended each affiliated page of data cell；The determining module specifically for：For any one amended data cell, it is determined that any one amended data cell element number and data cell size product；It is determined that the address of any one amended data cell is the product and the address of the original position of any one amended affiliated page of data cell and value.16th, the device as described in claim 13 ~ 15 is any, it is characterised in that the memory includes：Phase transition storage PCM or variable resistance type memory ReRAM or magnetic RAM MRAM.17th, a kind of data transmission device, it is characterized in that, described device is located in storage system, the storage system includes described device and storage device, described device includes processor and Slow is deposited, wherein, the Slow is stored with least one page in depositing, each page includes multiple data cells, the size of the data cell is N number of byte, and N is the positive integer more than or equal to 1, and the minimum addressing unit that the storage device is supported is a byte, when described device is run, the following method of computing device：Data modification instruction is received, the data modification instruction includes address information and data message；According to the data message, at least one data cell that the page of middle storage is deposited to the Slow pointed by the address information is modified；Data write request is generated, wherein, the data write request includes the address identification message of amended each data cell and amended each data cell；The address identification message is used for institute State the address that storage device determines amended each data cell；The data write request is sent to the storage device so that the storage device writes amended each data cell in the memory of the storage device according to the address of amended each data cell.18th, device as claimed in claim 17, it is characterised in that the methods described of the computing device also includes：For amended each data cell, mark is set；In the methods described of the computing device, the generation data write request, including：According to the mark, the data write request is generated.19th, device as claimed in claim 18, it is characterised in that in the methods described of the computing device, it is described that for amended each data cell, mark is set, including：The corresponding dirty position of amended each data cell is subjected to set；It is described that the data write request is generated according to the mark, including：According to the dirty position Jing Guo set, determine the address identification message of amended each data cell and amended each data cell, wherein, the address identification message includes the address and the dirty position of the amended affiliated page of each data cell of the original position of amended each affiliated page of data cell.20th, device as claimed in claim 18, it is characterised in that in the methods described of the computing device, it is described that for amended each data cell, mark is set, including：The element number of each data cell after record modification, wherein, different data cells has different element numbers；It is described that the data write request is generated according to the mark, including：According to the element number of record, determine the address identification message of amended each data cell and amended each data cell, wherein, the address identification message includes address and the element number of amended each data cell of the original position of amended each affiliated page of data cell.21st, a kind of data transmission device, it is characterized in that, described device is located in storage system, the storage system includes main frame and described device, the main frame is deposited including Slow, and described device includes processor and memory, and the minimum addressing unit that the memory is supported is a byte, when described device is run, the following method of computing device：Receive the data write request that the main frame is sent, the data write request be the page during the main frame is deposited to the Slow at least one data cell modify after generate, also, the data are write Entering request includes the address identification message of amended each data cell and amended each data cell, wherein, the page includes multiple data cells, and the size of the data cell is N number of byte,N is the positive integer more than or equal to 1；According to the address identification message, the address of amended each data cell is determined；According to the address of amended each data cell of the determination, amended each data cell is write in the memory in the storage device.22nd, device as claimed in claim 21, it is characterised in that the address identification message includes the address and the dirty position of the amended affiliated page of each data cell of the original position of amended each affiliated page of data cell；It is described according to the address identification message in the methods described of the computing device, the address of amended each data cell is determined, including：For any one amended data cell, the storage device determines the serial number and the product of data unit size of the dirty position corresponding to any one described amended data cell；The storage device determines that the address of any one amended data cell is the product and the address of the original position of any one amended affiliated page of data cell and value.23rd, device as claimed in claim 21, it is characterised in that the address identification message includes address and the element number of amended each data cell of the original position of amended each affiliated page of data cell；It is described according to the address identification message in the methods described of the computing device, the address of amended each data cell is determined, including：For any one amended data cell, the storage device determines the product of the element number of any one amended data cell and the size of data cell；The storage device determines that the address of any one amended data cell is the product and the address of the original position of any one amended affiliated page of data cell and value.24th, the device as described in claim 21 ~ 23 is any, it is characterised in that the memory includes：Phase transition storage PCM or variable resistance type memory ReRAM or magnetic RAM MRAM.
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/CN2014/075241 WO2015157885A1 (en) | 2014-04-14 | 2014-04-14 | Data transmission method and apparatus |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105264500A true CN105264500A (en) | 2016-01-20 |
| CN105264500B CN105264500B (en) | 2018-03-06 |
Family
ID=54323329
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201480000735.2A Active CN105264500B (en) | 2014-04-14 | 2014-04-14 | A kind of data transmission method and device |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN105264500B (en) |
| WO (1) | WO2015157885A1 (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107277179A (en) * | 2017-08-10 | 2017-10-20 | 安徽声讯信息技术有限公司 | A kind of big document transmission system shared based on packet |
| CN109871001A (en) * | 2019-03-06 | 2019-06-11 | 普华基础软件股份有限公司 | A kind of method of pair of engine big data quantity calibration |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111093227B (en) * | 2019-12-30 | 2022-09-13 | 武汉阿迪克电子股份有限公司 | LoRaWAN-based wireless transmission data acquisition method and system |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020069330A1 (en) * | 2000-08-21 | 2002-06-06 | Gerard Chauvel | Cache with DMA and dirty bits |
| US6720969B2 (en) * | 2001-05-18 | 2004-04-13 | Sun Microsystems, Inc. | Dirty tag bits for 3D-RAM SRAM |
| CN102609361A (en) * | 2012-01-16 | 2012-07-25 | 北京邮电大学 | Method and device for transferring storage data of virtual machine |
-
2014
- 2014-04-14 WO PCT/CN2014/075241 patent/WO2015157885A1/en active Application Filing
- 2014-04-14 CN CN201480000735.2A patent/CN105264500B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020069330A1 (en) * | 2000-08-21 | 2002-06-06 | Gerard Chauvel | Cache with DMA and dirty bits |
| US6720969B2 (en) * | 2001-05-18 | 2004-04-13 | Sun Microsystems, Inc. | Dirty tag bits for 3D-RAM SRAM |
| CN102609361A (en) * | 2012-01-16 | 2012-07-25 | 北京邮电大学 | Method and device for transferring storage data of virtual machine |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107277179A (en) * | 2017-08-10 | 2017-10-20 | 安徽声讯信息技术有限公司 | A kind of big document transmission system shared based on packet |
| CN109871001A (en) * | 2019-03-06 | 2019-06-11 | 普华基础软件股份有限公司 | A kind of method of pair of engine big data quantity calibration |
| CN109871001B (en) * | 2019-03-06 | 2023-04-18 | 普华基础软件股份有限公司 | Method for calibrating large data volume of engine |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2015157885A1 (en) | 2015-10-22 |
| CN105264500B (en) | 2018-03-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10996883B2 (en) | Storage system including host device and storage device configured to perform selective purge operation | |
| CN104461393B (en) | Mixed mapping method of flash memory | |
| CN105095116A (en) | Cache replacing method, cache controller and processor | |
| TW201118877A (en) | Flash memory device, data storage system, and operation method of a data storage system | |
| CN101354906B (en) | Flash memory controller for solid hard disk | |
| CN101533408A (en) | Processing method and processing device of mass data | |
| CN112445716A (en) | Remapping techniques for NAND storage | |
| US11755227B2 (en) | Command batching for a memory sub-system | |
| CN104503703A (en) | Cache processing method and device | |
| TWI556103B (en) | Memory apparatus and data accessing method thereof | |
| CN105264500A (en) | Data transmission method and apparatus | |
| CN103902471B (en) | Data buffer storage treating method and apparatus | |
| KR20150142250A (en) | Method for operating controller and method for operating device including the same | |
| CN105335296B (en) | A kind of data processing method, apparatus and system | |
| US11698746B1 (en) | Journal scheme for a memory sub-system | |
| CN107577418B (en) | Distributed storage system based on ARM architecture | |
| CN104268005B (en) | Virtual machine awakening method and device | |
| CN104699414A (en) | Data reading and writing method and saving equipment | |
| KR20090116505A (en) | File system for nonvolatile memory device and computing system including the same | |
| CN105701060A (en) | FPGA-based high-speed real-time data recording system | |
| CN105518790A (en) | Data writing method and device | |
| CN107688435A (en) | IO flows adjusting method and device | |
| CN111694759B (en) | Flash memory management method and flash memory | |
| CN108694126A (en) | Technology for remapping bit array read requests co-pending | |
| US11853237B2 (en) | Input/output sequencer instruction set processing |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20210508 Address after: Unit 3401, unit a, building 6, Shenye Zhongcheng, No. 8089, Hongli West Road, Donghai community, Xiangmihu street, Futian District, Shenzhen, Guangdong 518040 Patentee after: Honor Device Co.,Ltd. Address before: 518129 Bantian HUAWEI headquarters office building, Longgang District, Guangdong, Shenzhen Patentee before: HUAWEI TECHNOLOGIES Co.,Ltd. |