CN105190560B - 用于实现numa感知统计计数器的系统和方法 - Google Patents

用于实现numa感知统计计数器的系统和方法 Download PDF

Info

Publication number
CN105190560B
CN105190560B CN201380072254.8A CN201380072254A CN105190560B CN 105190560 B CN105190560 B CN 105190560B CN 201380072254 A CN201380072254 A CN 201380072254A CN 105190560 B CN105190560 B CN 105190560B
Authority
CN
China
Prior art keywords
node
counter
thread
incremented
value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201380072254.8A
Other languages
English (en)
Chinese (zh)
Other versions
CN105190560A (zh
Inventor
D·戴斯
Y·列夫
M·S·莫尔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oracle International Corp
Original Assignee
Oracle International Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oracle International Corp filed Critical Oracle International Corp
Publication of CN105190560A publication Critical patent/CN105190560A/zh
Application granted granted Critical
Publication of CN105190560B publication Critical patent/CN105190560B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5005—Allocation of resources, e.g. of the central processing unit [CPU] to service a request
    • G06F9/5027—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores
    • G06F9/526—Mutual exclusion algorithms

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Debugging And Monitoring (AREA)
CN201380072254.8A 2012-12-20 2013-12-19 用于实现numa感知统计计数器的系统和方法 Active CN105190560B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/722,817 US8918596B2 (en) 2012-12-20 2012-12-20 System and method for implementing NUMA-aware statistics counters
US13/722,817 2012-12-20
PCT/US2013/076509 WO2014100395A1 (en) 2012-12-20 2013-12-19 System and method for implementing numa-aware statistics counters

Publications (2)

Publication Number Publication Date
CN105190560A CN105190560A (zh) 2015-12-23
CN105190560B true CN105190560B (zh) 2018-12-11

Family

ID=49956416

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201380072254.8A Active CN105190560B (zh) 2012-12-20 2013-12-19 用于实现numa感知统计计数器的系统和方法

Country Status (5)

Country Link
US (1) US8918596B2 (enExample)
EP (1) EP2936313B1 (enExample)
JP (1) JP6310943B2 (enExample)
CN (1) CN105190560B (enExample)
WO (1) WO2014100395A1 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8446824B2 (en) * 2009-12-17 2013-05-21 Intel Corporation NUMA-aware scaling for network devices
CN104903855B (zh) 2012-11-06 2018-09-18 相干逻辑公司 用于配置多处理器阵列的方法和设备以及开发系统
US9552223B2 (en) * 2014-09-30 2017-01-24 International Business Machines Corporation Post-return asynchronous code execution
US9477471B1 (en) * 2015-07-07 2016-10-25 Versa Networks, Inc. Maintaining lock-free, high frequency, high performance counters in software
US10855759B2 (en) * 2016-01-26 2020-12-01 Pure Storage, Inc. Utilizing a hierarchical index in a dispersed storage network
CN108563511A (zh) * 2018-02-28 2018-09-21 南京邮电大学 一种多线程计数操作控制方法
US11977908B2 (en) * 2021-07-09 2024-05-07 Dish Wireless L.L.C. Streamlining the execution of software such as radio access network distributed units
US11972261B2 (en) * 2021-12-27 2024-04-30 Advanced Micro Devices, Inc. Hardware device for enforcing atomicity for memory operations
CN115016944B (zh) * 2022-06-30 2025-05-23 龙芯中科技术股份有限公司 一种进程访问方法、装置及电子设备

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011129024A (ja) * 2009-12-21 2011-06-30 Renesas Electronics Corp データ処理システム及びデータ処理方法
CN102224490A (zh) * 2008-12-12 2011-10-19 松下电器产业株式会社 多处理器系统及其排他控制的调解方法
US8108659B1 (en) * 2006-11-03 2012-01-31 Nvidia Corporation Controlling access to memory resources shared among parallel synchronizable threads
JP2012150679A (ja) * 2011-01-20 2012-08-09 Nippon Telegr & Teleph Corp <Ntt> 並列カウント処理装置、通信装置、並列カウント処理方法、およびプログラム

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7366961B1 (en) * 2000-01-24 2008-04-29 Ati Technologies, Inc. Method and system for handling errors
US20030188300A1 (en) * 2000-02-18 2003-10-02 Patrudu Pilla G. Parallel processing system design and architecture
US6940852B1 (en) 2000-12-26 2005-09-06 Juniper Networks, Inc. Probabilistic counter
US6985984B2 (en) * 2002-11-07 2006-01-10 Sun Microsystems, Inc. Multiprocessing systems employing hierarchical back-off locks
US7765214B2 (en) 2005-05-10 2010-07-27 International Business Machines Corporation Enhancing query performance of search engines using lexical affinities
EP1783604A3 (en) * 2005-11-07 2007-10-03 Slawomir Adam Janczewski Object-oriented, parallel language, method of programming and multi-processor computer
EP1870813B1 (en) * 2006-06-19 2013-01-30 Texas Instruments France Page processing circuits, devices, methods and systems for secure demand paging and other operations
US8136104B2 (en) * 2006-06-20 2012-03-13 Google Inc. Systems and methods for determining compute kernels for an application in a parallel-processing computer system
US8375368B2 (en) * 2006-06-20 2013-02-12 Google Inc. Systems and methods for profiling an application running on a parallel-processing computer system
US8443348B2 (en) * 2006-06-20 2013-05-14 Google Inc. Application program interface of a parallel-processing computer system that supports multiple programming languages
US8136102B2 (en) * 2006-06-20 2012-03-13 Google Inc. Systems and methods for compiling an application for a parallel-processing computer system
US8108844B2 (en) * 2006-06-20 2012-01-31 Google Inc. Systems and methods for dynamically choosing a processing element for a compute kernel
US8146066B2 (en) * 2006-06-20 2012-03-27 Google Inc. Systems and methods for caching compute kernels for an application running on a parallel-processing computer system
US8381202B2 (en) * 2006-06-20 2013-02-19 Google Inc. Runtime system for executing an application in a parallel-processing computer system
US8024708B2 (en) * 2006-06-20 2011-09-20 Google Inc. Systems and methods for debugging an application running on a parallel-processing computer system
US8151008B2 (en) * 2008-07-02 2012-04-03 Cradle Ip, Llc Method and system for performing DMA in a multi-core system-on-chip using deadline-based scheduling
JP5270268B2 (ja) * 2008-09-05 2013-08-21 インターナショナル・ビジネス・マシーンズ・コーポレーション 共有データへの排他的アクセスを許すためのコンピュータ・システム、並びにその方法及びコンピュータ読み取り可能な記録媒体
US8931088B2 (en) 2010-03-26 2015-01-06 Alcatel Lucent Adaptive distinct counting for network-traffic monitoring and other applications
US20140040526A1 (en) * 2012-07-31 2014-02-06 Bruce J. Chang Coherent data forwarding when link congestion occurs in a multi-node coherent system

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8108659B1 (en) * 2006-11-03 2012-01-31 Nvidia Corporation Controlling access to memory resources shared among parallel synchronizable threads
CN102224490A (zh) * 2008-12-12 2011-10-19 松下电器产业株式会社 多处理器系统及其排他控制的调解方法
JP2011129024A (ja) * 2009-12-21 2011-06-30 Renesas Electronics Corp データ処理システム及びデータ処理方法
JP2012150679A (ja) * 2011-01-20 2012-08-09 Nippon Telegr & Teleph Corp <Ntt> 並列カウント処理装置、通信装置、並列カウント処理方法、およびプログラム

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Hierarchical Backoff Locks for Nonuniform Communication Architectures;Zoran Radovic;《Proceedings of the Ninth International Symposium on High-Performance Computer Architecture》;20030208;1-12 *

Also Published As

Publication number Publication date
EP2936313A1 (en) 2015-10-28
WO2014100395A1 (en) 2014-06-26
JP2016502212A (ja) 2016-01-21
EP2936313B1 (en) 2019-09-25
CN105190560A (zh) 2015-12-23
JP6310943B2 (ja) 2018-04-11
US20140181423A1 (en) 2014-06-26
US8918596B2 (en) 2014-12-23

Similar Documents

Publication Publication Date Title
CN105103130B (zh) 用于实现可扩展争用自适应统计计数器的系统和方法
CN105190560B (zh) 用于实现numa感知统计计数器的系统和方法
US9417910B2 (en) System and method for implementing shared probabilistic counters storing update probability values
US7747805B2 (en) Adaptive reader-writer lock
US6678772B2 (en) Adaptive reader-writer lock
EP2126704B1 (en) Achieving both locking fairness and locking performance with spin locks
CN107278296B (zh) 用于响应于事务执行生成跟踪数据的装置和方法
US10929201B2 (en) Method and system for implementing generation locks
US9619303B2 (en) Prioritized conflict handling in a system
US10534538B2 (en) Fine-grained hardware transactional lock elision
US20100131720A1 (en) Management of ownership control and data movement in shared-memory systems
US12073109B2 (en) Method and system for libfabric atomics-based lockless cluster-wide shared memory access API in a distributed system
CN106415512B (zh) 存储器管理算法的动态选择
Federico et al. Spin/Sleep Proactive‐Awakening Locks for Alternative Performance/Energy Trade‐Offs

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant