CN105164653B - 属性字段的多核页表集合 - Google Patents

属性字段的多核页表集合 Download PDF

Info

Publication number
CN105164653B
CN105164653B CN201480024817.0A CN201480024817A CN105164653B CN 105164653 B CN105164653 B CN 105164653B CN 201480024817 A CN201480024817 A CN 201480024817A CN 105164653 B CN105164653 B CN 105164653B
Authority
CN
China
Prior art keywords
page
page table
processing unit
attribute data
table entry
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201480024817.0A
Other languages
English (en)
Chinese (zh)
Other versions
CN105164653A (zh
Inventor
科林·克里斯托弗·夏普
托马斯·安德鲁·萨托里乌斯
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of CN105164653A publication Critical patent/CN105164653A/zh
Application granted granted Critical
Publication of CN105164653B publication Critical patent/CN105164653B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1009—Address translation using page tables, e.g. page table structures
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory
    • G06F12/1416—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights
    • G06F12/145—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being virtual, e.g. for virtual blocks or segments before a translation mechanism

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
CN201480024817.0A 2013-05-06 2014-04-22 属性字段的多核页表集合 Active CN105164653B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/888,069 2013-05-06
US13/888,069 US9436616B2 (en) 2013-05-06 2013-05-06 Multi-core page table sets of attribute fields
PCT/US2014/035036 WO2014182443A1 (en) 2013-05-06 2014-04-22 Multi-core page table sets of attribute fields

Publications (2)

Publication Number Publication Date
CN105164653A CN105164653A (zh) 2015-12-16
CN105164653B true CN105164653B (zh) 2018-06-19

Family

ID=50884497

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201480024817.0A Active CN105164653B (zh) 2013-05-06 2014-04-22 属性字段的多核页表集合

Country Status (8)

Country Link
US (1) US9436616B2 (enExample)
EP (1) EP2994837B1 (enExample)
JP (1) JP6067928B2 (enExample)
KR (1) KR101708142B1 (enExample)
CN (1) CN105164653B (enExample)
ES (1) ES2642347T3 (enExample)
HU (1) HUE035960T2 (enExample)
WO (1) WO2014182443A1 (enExample)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140331019A1 (en) * 2013-05-06 2014-11-06 Microsoft Corporation Instruction set specific execution isolation
US9817689B2 (en) 2015-02-27 2017-11-14 Red Hat, Inc. Dirty page tracking of guest-uncached memory
US10114768B2 (en) * 2016-08-29 2018-10-30 Intel Corporation Enhance memory access permission based on per-page current privilege level
US10713177B2 (en) 2016-09-09 2020-07-14 Intel Corporation Defining virtualized page attributes based on guest page attributes
CN110007987B (zh) * 2018-01-05 2022-03-25 武汉斗鱼网络科技有限公司 一种视图对象的层级管理方法及系统
US10713746B2 (en) 2018-01-29 2020-07-14 Microsoft Technology Licensing, Llc FIFO queue, memory resource, and task management for graphics processing
US10719268B2 (en) * 2018-06-29 2020-07-21 Microsoft Technology Licensing, Llc Techniques for safely and efficiently enqueueing and dequeueing data on a graphics processor
US10915457B2 (en) * 2018-08-30 2021-02-09 Micron Technology, Inc. Memory access control through permissions specified in page table entries for execution domains
US11182507B2 (en) 2018-08-30 2021-11-23 Micron Technology, Inc. Domain crossing in executing instructions in computer processors
US11914726B2 (en) 2018-08-30 2024-02-27 Micron Technology, Inc. Access control for processor registers based on execution domains
US10942863B2 (en) 2018-08-30 2021-03-09 Micron Technology, Inc. Security configurations in page table entries for execution domains using a sandbox application operation
US10691592B2 (en) * 2018-10-30 2020-06-23 Micron Technology, Inc. Error-checking in namespaces on storage devices using a namespace table and metadata
US11216385B2 (en) 2019-05-15 2022-01-04 Samsung Electronics Co., Ltd. Application processor, system-on chip and method of operating memory management unit
DE102019216462A1 (de) * 2019-10-25 2021-04-29 Robert Bosch Gmbh Verfahren und Vorrichtung zum Betreiben einer Recheneinrichtung
US11119914B2 (en) * 2019-11-15 2021-09-14 Micron Technology, Inc. Method of operating a memory with dynamically changeable attributes
CN115668153A (zh) * 2020-07-31 2023-01-31 华为技术有限公司 闪存控制方法和装置
GB2604629B (en) * 2021-03-10 2023-06-07 Imagination Tech Ltd A computer system and method using a first page table and a second page table
KR20220147277A (ko) 2021-04-27 2022-11-03 삼성전자주식회사 제어 장치, 이를 포함하는 컴퓨팅 시스템, 및 이의 페이지 테이블 엔트리 생성 및 탐색 방법
CN116701249B (zh) * 2022-02-24 2024-11-05 象帝先计算技术(重庆)有限公司 页表转换方法、页表转换器、soc及电子设备
US12405897B2 (en) * 2023-03-30 2025-09-02 Advanced Micro Devices, Inc. Memory page attribute modification

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070168644A1 (en) * 2006-01-17 2007-07-19 Hummel Mark D Using an IOMMU to Create Memory Archetypes
CN101176078A (zh) * 2005-03-17 2008-05-07 高通股份有限公司 用于优化转换后备缓冲器条目的方法及系统
US20110010504A1 (en) * 2009-07-10 2011-01-13 James Wang Combined Transparent/Non-Transparent Cache
US20110161620A1 (en) * 2009-12-29 2011-06-30 Advanced Micro Devices, Inc. Systems and methods implementing shared page tables for sharing memory resources managed by a main operating system with accelerator devices

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03127146A (ja) * 1989-10-12 1991-05-30 Koufu Nippon Denki Kk 情報処理装置
JPH0793220A (ja) * 1993-09-20 1995-04-07 Agency Of Ind Science & Technol 仮想記憶管理方式
US6446034B1 (en) 1998-12-16 2002-09-03 Bull Hn Information Systems Inc. Processor emulation virtual memory address translation
US6286092B1 (en) 1999-05-12 2001-09-04 Ati International Srl Paged based memory address translation table update method and apparatus
US6658538B2 (en) * 2001-06-21 2003-12-02 International Business Machines Corporation Non-uniform memory access (NUMA) data processing system having a page table including node-specific data storage and coherency control
US7444636B2 (en) 2002-07-15 2008-10-28 Hewlett-Packard Development Company, L.P. Method and system of determining attributes of a functional unit in a multiple processor computer system
US7111145B1 (en) 2003-03-25 2006-09-19 Vmware, Inc. TLB miss fault handler and method for accessing multiple page tables
US7539842B2 (en) 2006-08-15 2009-05-26 International Business Machines Corporation Computer memory system for selecting memory buses according to physical memory organization information stored in virtual address translation tables
US7865675B2 (en) 2007-12-06 2011-01-04 Arm Limited Controlling cleaning of data values within a hardware accelerator
US8015361B2 (en) 2007-12-14 2011-09-06 International Business Machines Corporation Memory-centric page table walker
WO2009144941A1 (ja) * 2008-05-30 2009-12-03 日本電気株式会社 データベースシステム、データベース管理方法、データベース構造およびコンピュータプログラム
US20110016290A1 (en) 2009-07-14 2011-01-20 Arie Chobotaro Method and Apparatus for Supporting Address Translation in a Multiprocessor Virtual Machine Environment
US20120233439A1 (en) 2011-03-11 2012-09-13 Boris Ginzburg Implementing TLB Synchronization for Systems with Shared Virtual Memory Between Processing Devices
US8938602B2 (en) 2012-08-02 2015-01-20 Qualcomm Incorporated Multiple sets of attribute fields within a single page table entry

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101176078A (zh) * 2005-03-17 2008-05-07 高通股份有限公司 用于优化转换后备缓冲器条目的方法及系统
US20070168644A1 (en) * 2006-01-17 2007-07-19 Hummel Mark D Using an IOMMU to Create Memory Archetypes
US20110010504A1 (en) * 2009-07-10 2011-01-13 James Wang Combined Transparent/Non-Transparent Cache
US20110161620A1 (en) * 2009-12-29 2011-06-30 Advanced Micro Devices, Inc. Systems and methods implementing shared page tables for sharing memory resources managed by a main operating system with accelerator devices

Also Published As

Publication number Publication date
US20140331023A1 (en) 2014-11-06
WO2014182443A1 (en) 2014-11-13
KR101708142B1 (ko) 2017-02-27
CN105164653A (zh) 2015-12-16
HUE035960T2 (en) 2018-05-28
ES2642347T3 (es) 2017-11-16
KR20160008176A (ko) 2016-01-21
US9436616B2 (en) 2016-09-06
JP2016517992A (ja) 2016-06-20
JP6067928B2 (ja) 2017-01-25
EP2994837B1 (en) 2017-07-12
EP2994837A1 (en) 2016-03-16

Similar Documents

Publication Publication Date Title
CN105164653B (zh) 属性字段的多核页表集合
US8938602B2 (en) Multiple sets of attribute fields within a single page table entry
US7613898B2 (en) Virtualizing an IOMMU
JP7443344B2 (ja) 外部メモリベースのトランスレーションルックアサイドバッファ
US9158685B2 (en) System cache with cache hint control
US9792221B2 (en) System and method for improving performance of read/write operations from a persistent memory device
US20140089602A1 (en) System cache with partial write valid states
US20120072619A1 (en) Memory Overcommit by Using an Emulated IOMMU in a Computer System with a Host IOMMU
US9208088B2 (en) Shared virtual memory management apparatus for providing cache-coherence
JP2018511120A (ja) キャッシュ保守命令
US20180018095A1 (en) Method of operating storage device and method of operating data processing system including the device
US20160188251A1 (en) Techniques for Creating a Notion of Privileged Data Access in a Unified Virtual Memory System
US8347064B1 (en) Memory access techniques in an aperture mapped memory space
WO2023064609A1 (en) Translation tagging for address translation caching
CN104508641B (zh) 单页表条目内的多组属性字段
US12380034B2 (en) Extended attributes for shared page tables
US11009841B2 (en) Initialising control data for a device
US20250165402A1 (en) Memory-Access Policies in Peripheral Device based on Memory Usage Characteristics
WO2023064590A1 (en) Software indirection level for address translation sharing
CN117971716A (zh) 缓存管理方法、设备、装置和存储介质

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant