CN105103139B - 用于改善跨越相干总线的信号量管理序列的性能的方法和设备 - Google Patents

用于改善跨越相干总线的信号量管理序列的性能的方法和设备 Download PDF

Info

Publication number
CN105103139B
CN105103139B CN201480020090.9A CN201480020090A CN105103139B CN 105103139 B CN105103139 B CN 105103139B CN 201480020090 A CN201480020090 A CN 201480020090A CN 105103139 B CN105103139 B CN 105103139B
Authority
CN
China
Prior art keywords
cache
exclusive
cache memory
processor
line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201480020090.9A
Other languages
English (en)
Chinese (zh)
Other versions
CN105103139A (zh
Inventor
托马斯·菲利普·施派尔
埃里克·F·罗宾森
贾亚·普拉喀什·苏布拉马尼亚姆·贾纳桑
托马斯·安德鲁·萨托里乌斯
詹姆斯·诺里斯·迪芬德尔费尔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of CN105103139A publication Critical patent/CN105103139A/zh
Application granted granted Critical
Publication of CN105103139B publication Critical patent/CN105103139B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0808—Multiuser, multiprocessor or multiprocessing cache systems with cache invalidating means
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0811—Multiuser, multiprocessor or multiprocessing cache systems with multilevel cache hierarchies
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
CN201480020090.9A 2013-04-11 2014-04-09 用于改善跨越相干总线的信号量管理序列的性能的方法和设备 Expired - Fee Related CN105103139B (zh)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201361810889P 2013-04-11 2013-04-11
US61/810,889 2013-04-11
US13/933,337 US9292442B2 (en) 2013-04-11 2013-07-02 Methods and apparatus for improving performance of semaphore management sequences across a coherent bus
US13/933,337 2013-07-02
PCT/US2014/033474 WO2014169025A1 (en) 2013-04-11 2014-04-09 Methods and apparatus for improving performance of semaphore management sequences across a coherent bus

Publications (2)

Publication Number Publication Date
CN105103139A CN105103139A (zh) 2015-11-25
CN105103139B true CN105103139B (zh) 2018-04-20

Family

ID=51687598

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201480020090.9A Expired - Fee Related CN105103139B (zh) 2013-04-11 2014-04-09 用于改善跨越相干总线的信号量管理序列的性能的方法和设备

Country Status (6)

Country Link
US (1) US9292442B2 (enExample)
EP (1) EP2984571A1 (enExample)
JP (1) JP5996828B2 (enExample)
KR (1) KR101651192B1 (enExample)
CN (1) CN105103139B (enExample)
WO (1) WO2014169025A1 (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI507991B (zh) * 2013-02-27 2015-11-11 Rdc Semiconductor Co Ltd 多核心處理器及其相關控制方法與電腦系統
US11269773B2 (en) 2019-10-08 2022-03-08 Arm Limited Exclusivity in circuitry having a home node providing coherency control
US11467964B1 (en) 2020-03-09 2022-10-11 Marvell Asia Pte Ltd Mergeable counter system and method
US11379370B1 (en) * 2020-04-08 2022-07-05 Marvell Asia Pte Ltd System and methods for reducing global coherence unit snoop filter lookup via local memories
US12020028B2 (en) * 2020-12-26 2024-06-25 Intel Corporation Apparatuses, methods, and systems for 8-bit floating-point matrix dot product instructions

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5604865A (en) * 1991-07-08 1997-02-18 Seiko Epson Corporation Microprocessor architecture with a switch network for data transfer between cache, memory port, and IOU
WO2002015021A1 (en) * 2000-08-15 2002-02-21 Src Computers, Inc. System and method for semaphore and atomic operation management in a multiprocessor
US6892258B1 (en) * 2001-10-26 2005-05-10 Lsi Logic Corporation Hardware semaphores for a multi-processor system within a shared memory architecture
US20050102457A1 (en) * 2003-11-12 2005-05-12 Dell Products L.P. System and method for interrupt processing in a multiple processor system
US20060282623A1 (en) * 2005-06-14 2006-12-14 Howlett Warren K Systems and methods of accessing common registers in a multi-core processor
CN101198988A (zh) * 2005-05-27 2008-06-11 Ati技术公司 在多个视频处理单元（vpu）的系统中的帧同步

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6073211A (en) * 1994-12-13 2000-06-06 International Business Machines Corporation Method and system for memory updates within a multiprocessor data processing system
US6138218A (en) * 1998-02-17 2000-10-24 International Business Machines Corporation Forward progress on retried snoop hits by altering the coherency state of a local cache
US6279085B1 (en) * 1999-02-26 2001-08-21 International Business Machines Corporation Method and system for avoiding livelocks due to colliding writebacks within a non-uniform memory access system
US6269428B1 (en) * 1999-02-26 2001-07-31 International Business Machines Corporation Method and system for avoiding livelocks due to colliding invalidating transactions within a non-uniform memory access system
US6629209B1 (en) 1999-11-09 2003-09-30 International Business Machines Corporation Cache coherency protocol permitting sharing of a locked data granule
US20030131201A1 (en) * 2000-12-29 2003-07-10 Manoj Khare Mechanism for efficiently supporting the full MESI (modified, exclusive, shared, invalid) protocol in a cache coherent multi-node shared memory system
US6745294B1 (en) 2001-06-08 2004-06-01 Hewlett-Packard Development Company, L.P. Multi-processor computer system with lock driven cache-flushing system
US6986013B2 (en) * 2002-12-05 2006-01-10 International Business Machines Corporation Imprecise cache line protection mechanism during a memory clone operation
US7991966B2 (en) * 2004-12-29 2011-08-02 Intel Corporation Efficient usage of last level caches in a MCMP system using application level configuration
US7421529B2 (en) * 2005-10-20 2008-09-02 Qualcomm Incorporated Method and apparatus to clear semaphore reservation for exclusive access to shared memory
US7769958B2 (en) 2007-06-22 2010-08-03 Mips Technologies, Inc. Avoiding livelock using intervention messages in multiple core processors
US7984244B2 (en) 2007-12-28 2011-07-19 Intel Corporation Method and apparatus for supporting scalable coherence on many-core products through restricted exposure
US9547596B2 (en) 2009-12-24 2017-01-17 Arm Limited Handling of a wait for event operation within a data processing apparatus
GB2491350B (en) * 2011-05-27 2020-02-12 Advanced Risc Mach Ltd Store-exclusive instruction conflict resolution

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5604865A (en) * 1991-07-08 1997-02-18 Seiko Epson Corporation Microprocessor architecture with a switch network for data transfer between cache, memory port, and IOU
WO2002015021A1 (en) * 2000-08-15 2002-02-21 Src Computers, Inc. System and method for semaphore and atomic operation management in a multiprocessor
US6892258B1 (en) * 2001-10-26 2005-05-10 Lsi Logic Corporation Hardware semaphores for a multi-processor system within a shared memory architecture
US20050102457A1 (en) * 2003-11-12 2005-05-12 Dell Products L.P. System and method for interrupt processing in a multiple processor system
CN101198988A (zh) * 2005-05-27 2008-06-11 Ati技术公司 在多个视频处理单元（vpu）的系统中的帧同步
US20060282623A1 (en) * 2005-06-14 2006-12-14 Howlett Warren K Systems and methods of accessing common registers in a multi-core processor

Also Published As

Publication number Publication date
JP5996828B2 (ja) 2016-09-21
JP2016514882A (ja) 2016-05-23
KR20150143576A (ko) 2015-12-23
KR101651192B1 (ko) 2016-08-25
WO2014169025A1 (en) 2014-10-16
EP2984571A1 (en) 2016-02-17
CN105103139A (zh) 2015-11-25
US20140310468A1 (en) 2014-10-16
US9292442B2 (en) 2016-03-22

Similar Documents

Publication Publication Date Title
US8706973B2 (en) Unbounded transactional memory system and method
US9218286B2 (en) System cache with partial write valid states
US9665486B2 (en) Hierarchical cache structure and handling thereof
CN104246726B (zh) 用于维持高速缓存一致性的只写无数据状态
US9158685B2 (en) System cache with cache hint control
US9170946B2 (en) Directory cache supporting non-atomic input/output operations
JP5348429B2 (ja) 持続性メモリのためのキャッシュコヒーレンスプロトコル
US9208091B2 (en) Coherent attached processor proxy having hybrid directory
US9280471B2 (en) Mechanism for sharing private caches in a SoC
US8423736B2 (en) Maintaining cache coherence in a multi-node, symmetric multiprocessing computer
US20140089600A1 (en) System cache with data pending state
CN109753445B (zh) 一种缓存访问方法、多级缓存系统及计算机系统
CN105103139B (zh) 用于改善跨越相干总线的信号量管理序列的性能的方法和设备
US20180336143A1 (en) Concurrent cache memory access
US9311251B2 (en) System cache with sticky allocation
WO2014052589A2 (en) System cache with sticky removal engine
CN105874431A (zh) 减少数据交换负载的计算系统以及相关的数据交换方法
US9639467B2 (en) Environment-aware cache flushing mechanism
US9448937B1 (en) Cache coherency
US11681624B2 (en) Space and time cache coherency
US8447934B2 (en) Reducing cache probe traffic resulting from false data sharing
CN109661650B (zh) 分布式共享存储器系统中的对象一致性
US20150113221A1 (en) Hybrid input/output write operations

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20180420

Termination date: 20200409

CF01 Termination of patent right due to non-payment of annual fee