CN105054963B - A kind of Vltrasonic device - Google Patents
A kind of Vltrasonic device Download PDFInfo
- Publication number
- CN105054963B CN105054963B CN201510438314.4A CN201510438314A CN105054963B CN 105054963 B CN105054963 B CN 105054963B CN 201510438314 A CN201510438314 A CN 201510438314A CN 105054963 B CN105054963 B CN 105054963B
- Authority
- CN
- China
- Prior art keywords
- data
- module
- control submodule
- shared
- signal processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Information Transfer Systems (AREA)
Abstract
The embodiment of the present invention provides a kind of Vltrasonic device, at least to solve the problems, such as that existing portable ultrasound device transmitting terminal and receiving end resource allocation reasonability in ultrasonication are insufficient.The Vltrasonic device includes: probe, a period of time control module, analog signal processing module, digital signal processing module, the control module being all connected with analog signal processing module, digital signal processing module and a period of time control module and the memory module connecting with control module；Wherein, control module includes reception control submodule and transmission control submodule, receives control submodule and sends storage resource of the control submodule shared by memory module and receive control submodule and receive and send control submodule data volume positive correlation to be processed.The present invention relates to medical ultrasound detecting instrument technical fields.
Description
This application claims on 06 24th, 2015 submission Patent Office of the People's Republic of China, application No. is 201510355497.3, invention
A kind of priority of the Chinese patent application of entitled " Vltrasonic device ", entire contents are hereby incorporated by reference in the application.
Technical field
The present invention relates to medical ultrasound detecting instrument technical field more particularly to a kind of Vltrasonic devices.
Background technique
It is complete to can be applied to human body as safest a kind of technology in existing four big medical diagnostic techniqus for ultrasonic detecting technology
The inspection at each position of body, such as inspection, breast examination and the gynemetrics of abdominal organs check.
It is as shown in Figure 1 the hardware circuit schematic diagram of traditional portable ultrasound device.Wherein, which, which is divided into, connects
Receiving end and transmitting terminal.In receiving end, the analog signal of acquisition is input to analog signal processing module and carried out by the two-way probe of multichannel
The processing such as amplification and analog/digital (Analog/Digital, referred to as: A/D) conversion.In turn, by treated, signal is input to
Advanced Reduced Instruction Set Computer (Reduced Instruction Set Computer, referred to as: RISC) processor
In (Advanced RISC Machines, referred to as: ARM), ARM by received total data store to external synchronous dynamic with
In machine memory (Synchronous Dynamic Random Access Memory, referred to as: SDRAM).At digital signal
When reason (digital signal processing, referred to as: DSP) module is to ARM request data, ARM by certain logical algorithm from
In SDRAM take out useful data and store to ARM piece in random access memory (Random Access Memory, referred to as:
RAM in), it is subsequently sent to digital signal processing module.Wherein useful data is the complete image data of a width.At digital signal
The useful data that ARM input by reason module carries out Digital Signal Processing, for Vltrasonic device, progress image restoring, compression and excellent
Change etc. work, digital signal processing module by peripheral equipment interconnection (Peripheral Component Inter connect,
Referred to as: PCI) image data is transferred to embedded upper computer module by (PCI-Express, referred to as: PCIE) interface, it is embedded on
Position machine module shows different imaging effects by algorithm process.In transmitting terminal, embedded upper computer module passes through digital signal
Processing module outputs a control signal to ARM, and ARM controls the emission delay etc. of probe oscillator by control oscillator control module,
Reach good signal focus and other effects, to control image imaging mode and effect.
However, the task amount due to receiving end is much larger than transmitting terminal, if receiving end continued high load works, it is easy to cause and holds
Supervention heat, so that the performance of chip is reduced, and transmitting terminal does not make full use of, and is easy to cause the wasting of resources.
Therefore, existing portable ultrasound device transmitting terminal and receiving end resource point in ultrasonication how to be solved
With the insufficient problem of reasonability, become current urgent problem to be solved.
Summary of the invention
The embodiment of the present invention provides a kind of Vltrasonic device, at least to solve existing portable ultrasound device at ultrasound
The problem of transmitting terminal and receiving end resource allocation reasonability deficiency during reason.
In order to achieve the above objectives, the embodiment of the present invention adopts the following technical scheme that
A kind of Vltrasonic device, the Vltrasonic device include probe, a period of time control module, analog signal processing module, number
It is signal processing module, equal with the analog signal processing module, the digital signal processing module and a period of time control module
The control module of connection and the memory module being connect with the control module；Wherein, the control module includes receiving control
Submodule and transmission control submodule, the reception control submodule and the transmission control submodule are in the memory module institute
The storage resource and the reception control submodule that account for and transmission control submodule data volume to be processed are positively correlated；
The reception control submodule, the first data sent for receiving the analog signal processing module, and send
First data give the memory module, store first data by the memory module；
The reception control submodule is also used to receive the data request information that the digital signal processing module is sent,
And according to the data request information, in conjunction with preset algorithm after reading the second data in the memory module, by described second
Data are sent to the digital signal processing module, wherein second data are some or all of described first data number
According to；
The transmission control submodule, the control signal sent for receiving the digital signal processing module, and according to
The control signal controls the probe by a period of time control module.
Vltrasonic device based on the embodiment of the present invention, on the one hand, the reception control submodule and hair of the Vltrasonic device
It send storage resource of the control submodule shared by memory module and the reception control submodule and described receives and sends control module
Data volume to be processed is positively correlated, that is to say, that technical solution of the present invention is for reception control submodule and sends control submodule
Block data throughout to be dealt with is different, can be to corresponding storage resource is respectively distributed, and data throughout to be processed increases,
The storage resource distributed also increases, and data throughout to be processed is reduced, and the storage resource distributed also is reduced therewith,
To meeting the actual process demand of Vltrasonic device transmitting terminal and receiving end, Vltrasonic device transmitting terminal and receiving end are improved
Resource utilization.On the other hand, which substitutes two panels ARM in the prior art using a control module, and receives
Control submodule and transmission control submodule share a memory module, compared with the prior art the two panels of middle receiving end and transmitting terminal
RAM needs the scheme of each self-configuring SDRAM and FLASH, and the program reduces number of chips and circuit-line, optimizes system hardware
Structure reduces board area to improve Electro Magnetic Compatibility, reliability and stability, is convenient for portable ultrasound device
Miniaturization Design.
Detailed description of the invention
In order to more clearly explain the embodiment of the invention or the technical proposal in the existing technology, to embodiment or will show below
There is attached drawing needed in technical description to be briefly described, it should be apparent that, the accompanying drawings in the following description is only this
Some embodiments of invention for those of ordinary skill in the art without creative efforts, can be with
It obtains other drawings based on these drawings.
Fig. 1 is the structural schematic diagram of Vltrasonic device in the prior art；
Fig. 2 is the structural schematic diagram one of Vltrasonic device provided in an embodiment of the present invention；
Fig. 3 is the structural schematic diagram two of Vltrasonic device provided in an embodiment of the present invention；
Fig. 4 is to receive control submodule in Vltrasonic device provided in an embodiment of the present invention and send the communication of control submodule
Schematic diagram one；
Fig. 5 is to receive control submodule in Vltrasonic device provided in an embodiment of the present invention and send the communication of control submodule
Schematic diagram two；
Fig. 6 is to receive control submodule in Vltrasonic device provided in an embodiment of the present invention and send the communication of control submodule
Schematic diagram three；
Fig. 7 is the structural schematic diagram three of Vltrasonic device provided in an embodiment of the present invention；
Fig. 8 is the structural schematic diagram four of Vltrasonic device provided in an embodiment of the present invention；
Fig. 9 is the structural schematic diagram five of Vltrasonic device provided in an embodiment of the present invention；
Figure 10 is the first reception control submodule and the second reception control in Vltrasonic device provided in an embodiment of the present invention
The communication scheme one of module；
Figure 11 is the first reception control submodule and the second reception control in Vltrasonic device provided in an embodiment of the present invention
The communication scheme two of module；
Figure 12 is the first reception control submodule and the second reception control in Vltrasonic device provided in an embodiment of the present invention
The communication scheme three of module；
Figure 13 is the structural schematic diagram six of Vltrasonic device provided in an embodiment of the present invention；
Figure 14 is the structural schematic diagram seven of Vltrasonic device provided in an embodiment of the present invention.
Specific embodiment
Following will be combined with the drawings in the embodiments of the present invention, and technical solution in the embodiment of the present invention carries out clear, complete
Site preparation description, it is clear that described embodiments are only a part of the embodiments of the present invention, instead of all the embodiments.It is based on
Embodiment in the present invention, it is obtained by those of ordinary skill in the art without making creative efforts every other
Embodiment shall fall within the protection scope of the present invention.
For the ease of clearly describing the technical solution of the embodiment of the present invention, in an embodiment of the present invention, use " the
One ", the printed words such as " second " distinguish function and the essentially identical identical entry of effect or similar item, and those skilled in the art can
To understand that the printed words such as " first ", " second " are not defined quantity and execution order.
The embodiment of the present invention provides a kind of Vltrasonic device 2, the Vltrasonic device 2 include probe 21, a period of time control module 22,
At analog signal processing module 23, digital signal processing module 24 and the analog signal processing module 23, the digital signal
Manage module 24 and a period of time control module 22 control module 26 being all connected with and the storage connecting with the control module 26
Module 27.
Wherein, the control module 26 includes receiving control submodule 26a and transmission control submodule 26b, the reception
Control submodule 26a and transmission control submodule 26b storage resource shared by memory module 27 and the reception control
Submodule 26a and transmission control submodule 26b data volume to be processed is positively correlated.
The reception control submodule 26a, the first data sent for receiving the analog signal processing module 23, and
First data are sent to the memory module 27, first data are stored by the memory module 27.
The reception control submodule 26a is also used to receive the request of data that the digital signal processing module 24 is sent
Message, and according to the data request information, in conjunction with preset algorithm after reading the second data in the memory module 27, by institute
It states the second data and is sent to the digital signal processing module 24, wherein second data are the part of first data
Or total data.
The transmission control submodule 26b, the control signal sent for receiving the digital signal processing module 24, and
The probe 21 is controlled by a period of time control module 22 according to the control signal.
Specifically, the first data are specially that analog signal processing module 23 is sent to reception control in the embodiment of the present invention
The total data of submodule 26a, the second data are specially the complete image data of a width for including, i.e., usual institute in the first data
The useful data said.
Specifically, preset algorithm is that the algorithm of the second data is extracted from the first data in the embodiment of the present invention, the present invention
Embodiment is not especially limited the algorithm.
It should be noted that receiving control submodule 26a in the embodiment of the present invention and transmission control submodule 26b being shared
One memory module 27.It is big generally, due to color image data amount, therefore control submodule 26a is received to the need of memory module 27
The amount of asking is big, occupies the most of capacity of memory module 27, sends control submodule 26b and occupy remaining fraction capacity.Show
Example property, 27 capacity of memory module is 1G byte, and 768M byte capacity can be occupied by receiving control submodule 26a, from offset ground
Location 0x00000000 to 0x30000000, send control submodule 26b occupy 256M byte capacity, from 0x30000000 to
0x40000000。
It should be noted that the oblique wire frame representation of Fig. 2 different directions receives control submodule in order to preferably show
Capacity service condition of the 26a and transmission control submodule 26b to the memory module 27.
Vltrasonic device based on the embodiment of the present invention, on the one hand, the reception control submodule and hair of the Vltrasonic device
It send storage resource of the control submodule shared by memory module and the reception control submodule and described receives and sends control module
Data volume to be processed is positively correlated, that is to say, that technical solution of the present invention is for reception control submodule and sends control submodule
Block data throughout to be dealt with is different, can be to corresponding storage resource is respectively distributed, and data throughout to be processed increases,
The storage resource distributed also increases, and data throughout to be processed is reduced, and the storage resource distributed also is reduced therewith,
To meeting the actual process demand of Vltrasonic device transmitting terminal and receiving end, Vltrasonic device transmitting terminal and receiving end are improved
Resource utilization.On the other hand, which substitutes two panels ARM in the prior art using a control module, and receives
Control submodule and transmission control submodule share a memory module, compared with the prior art the two panels of middle receiving end and transmitting terminal
RAM needs the scheme of each self-configuring SDRAM and FLASH, and the program reduces number of chips and circuit-line, optimizes system hardware
Structure reduces board area to improve Electro Magnetic Compatibility, reliability and stability, is convenient for portable ultrasound device
Miniaturization Design.
Further, in a kind of possible implementation, the reception control submodule 26a is also used to according to the number
According to request message, in conjunction with preset algorithm after reading the second data in the memory module 27, second data are sent to
The digital signal processing module 24, specifically includes:
The reception control submodule 26a, is also used to according to the data request information, deposits in conjunction with preset algorithm from described
After reading the second data in storage module 27, second data are handled, after acquisition handles second data
Data, and second data are carried out with treated that data are sent to the digital signal processing module 24 by described.
That is, in the embodiment of the present invention, since the reception control submodule 26a and the transmission control submodule 26b exist
Storage resource shared by memory module 27 will be handled with the reception control submodule 26a and the transmission control submodule 26b
Data volume be positively correlated, that is to say, that technical solution of the present invention for receive control submodule 26a and send control submodule
26b data throughout to be dealt with is different, can be to corresponding storage resource is respectively distributed, and data throughout to be processed increases
Long, the storage resource distributed also increases, and data throughout to be processed is reduced, and the storage resource distributed also subtracts therewith
It is few, therefore corresponding resource can be distributed to control submodule 26a is received, by some simple numbers of digital signal processing module 24
It is distributed to according to processing task and receives control submodule 26a, preliminary treatment is carried out to data by reception control submodule 26a, in full
It is operated according to optimization processing etc., in this way, resource can be utilized rationally, in turn avoids encountering performance when digital signal processing module 24
When bottleneck, the problem of data can not be handled, the overall performance of system is improved.
In alternatively possible implementation, as shown in figure 3, the control module 26 further include: shared on piece storage
Module 26c.
The reception control submodule 26a, is also used to according to the data request information, deposits in conjunction with preset algorithm from described
After reading the second data in storage module 27, second data are sent to the digital signal processing module 24, are specifically included:
The reception control submodule 26a, is also used to according to the data request information, deposits in conjunction with preset algorithm from described
After reading the second data in storage module 27, second data are written in the shared on piece sub-module stored 26c, by described
It sends after control submodule 26b reads second data in the shared on piece sub-module stored 26c and is handled, obtained
Treated data are carried out to second data.
The reception control submodule 26a is also used to read from the shared on piece sub-module stored 26c to described the
Two data carry out treated data, and are sent to the number by described to second data data that carry out that treated and believe
Number processing module 24.
That is, in the embodiment of the present invention, since the reception control submodule 26a and the transmission control submodule 26b exist
Storage resource shared by memory module 27 will be handled with the reception control submodule 26a and the transmission control submodule 26b
Data volume be positively correlated, that is to say, that technical solution of the present invention for receive control submodule 26a and send control submodule
26b data throughout to be dealt with is different, can be to corresponding storage resource is respectively distributed, and data throughout to be processed increases
Long, the storage resource distributed also increases, and data throughout to be processed is reduced, and the storage resource distributed also subtracts therewith
It is few, therefore corresponding resource can be distributed to control submodule 26b is sent, by some simple numbers of digital signal processing module 24
It is distributed to according to processing task and sends control submodule 26b, preliminary treatment is carried out to data by transmission control submodule 26b, in full
It is operated according to optimization processing etc., in this way, can rationally utilize resource, in turn avoid when digital signal processing module 24 or receive control
When system module 26a encounters performance bottleneck, the problem of data can not be handled, the overall performance of system is further improved.Meanwhile
Since the reception control submodule 26a and transmission control submodule 26b can be by respectively storing son to shared on piece
The access of module 26c, realizes the interaction of the two, therefore the parallel processing to same data may be implemented, to improve data
Processing speed.
It should be noted that parallel processing herein, refers to and receives control submodule 26a and transmission control submodule 26b
Same data can be handled, and in traditional hardware annexation, although receiving control submodule 26a and sending control
System module 26b can respective independent process oneself data, but can not be to same parallel data processing.
Further, as shown in figure 4, the reception control submodule 26a includes first interior peripheral hardware, the transmission control
Submodule 26b includes second interior peripheral hardware；Wherein,
The reception control submodule 26a, for the shared on piece sub-module stored 26c to be written in second data
In, it is carried out after reading second data in the shared on piece sub-module stored 26c by the transmission control submodule 26b
Processing obtains and carries out treated data to second data, specifically includes:
The reception control submodule 26a, for the shared on piece sub-module stored 26c to be written in second data
In, and the transmission control submodule 26b is notified by first interior peripheral hardware and second interior peripheral hardware, by the hair
It is handled after sending control submodule 26b to read second data in the shared on piece sub-module stored 26c, acquisition pair
Data that second data carry out that treated.
In this way, passing through due to receiving control submodule 26a for after the shared on piece sub-module stored 26c of the second data deposit
First interior peripheral hardware and second interior peripheral hardware notice send control submodule 26b, and then send control submodule 26b
Second data are further processed, therefore ensure that receiving control submodule 26a writes data into shared on piece storage
The data that module 26c and transmission control submodule 26b are read in the shared on piece sub-module stored 26c optimize processing
It orderly carries out, improves the timeliness and accuracy of data processing.
In another possible implementation, as shown in figure 9, the reception control submodule 26a includes the first reception control
System module 26a1, second receive control submodule 26a2 and receive control submodule 26a1 and described the with described first
The shared on piece sub-module stored 26a3 that two reception control submodule 26a2 are all connected with.
The reception control submodule 26a, the first data sent for receiving the analog signal processing module 23, and
First data are sent to the memory module 27, first data are stored by the memory module 27, are specifically included:
Described first receives control submodule 26a1, the first number sent for receiving the analog signal processing module 23
According to, and first data are sent to the memory module 27, first data are stored by the memory module 27.
The reception control submodule 26a is also used to receive the request of data that the digital signal processing module 24 is sent
Message, and according to the data request information, in conjunction with preset algorithm after reading the second data in the memory module 27, by institute
It states the second data and is sent to the digital signal processing module 24, specifically include:
Described first receives control submodule 26a1, is also used to receive the data that the digital signal processing module 24 is sent
Request message, and according to the data request information, in conjunction with preset algorithm after reading the second data in the memory module 27,
Second data are written in the shared on piece sub-module stored 26a3, control submodule 26a2 is received by described second and reads
It is handled after taking second data in the shared on piece sub-module stored 26a3, obtains and second data are carried out
Data that treated.
Described first receives control submodule 26a1, is also used to the reading pair from the shared on piece sub-module stored 26a3
Data that second data carry out that treated, and by it is described second data data that carry out that treated are sent to it is described
Digital signal processing module 24.
That is, receiving first in control submodule 26a in the embodiment of the present invention and receiving control submodule 26a1 and storage mould
Block 27 connects, for after receiving the first data that the analog signal processing module 23 is sent, send first data to
The memory module 27 stores first data by the memory module 27.
It receives first in control submodule 26a and receives the reception of control submodule 26a1 and second control submodule 26a2 also
The interaction of the two can be realized, and then realize to same data by the access respectively to shared on piece sub-module stored 26a3
Parallel processing in turn avoided the number when Vltrasonic device in this way, both improved the speed of Vltrasonic device receiving end data processing
When signal processing module encounters performance bottleneck, the problem of data can not be handled, the overall performance of system is improved.
It should be noted that parallel processing herein, refers to that the first reception control submodule 26a1 and second receives control
Submodule 26a2 can be handled same data, for example, the first reception control submodule 26a1 is read from memory module 27
After taking the second data, second data are written in the shared on piece sub-module stored 26a3, is received and is controlled by described second
System module 26a2 is handled after reading second data in the shared on piece sub-module stored 26a3, is obtained to institute
It states the second data and carries out treated data.And in traditional Vltrasonic device, receiving side only includes an ARM core, Wu Fashi
Now to the parallel processing of same data.
Further, described first control submodule 26a1 is received, be also used to according to the data request information, in conjunction with pre-
Imputation method stores submodule after reading the second data in the memory module 27, by the second data write-in shared on piece
In block 26a3, described the in the shared on piece sub-module stored 26a3 is read by the second reception control submodule 26a2
It is handled after two data, obtains and treated data are carried out to second data, specifically include:
Described first receives control submodule 26a1, is also used to according to the data request information, in conjunction with preset algorithm from
After reading the second data in the memory module 27, second data are pre-processed, obtain pretreated second number
According to, and pretreated second data are written in the shared on piece sub-module stored 26a3, it is received by described second
Control submodule 26a2 is carried out after reading pretreated second data in the shared on piece sub-module stored 26a3
It is further processed, obtains the data after pretreated second data are further processed.
That is, according to actual demand, first receives control submodule 26a1 can be to the second data in the embodiment of the present invention
Pretreated second data are written in the shared on piece sub-module stored 26a3 again after being pre-processed, are received by second
Control submodule 26a1 is further processed, and further to promote the speed of data processing, the embodiment of the present invention is not made this specifically
It limits.
Illustratively, first control submodule 26a1 is received after reading the second data in the memory module 27, it can be with
The filtering processing of advanced line number word, filters out partial noise, then treated that the shared on piece is written in the second data by digital filtering
In sub-module stored 26a3, carried out after reading the digital filtering treated the second data by the second reception control submodule 26a1
Data-optimized processing.
Further, as shown in Figure 10, described first to receive control submodule 26a1 include first interior peripheral hardware, and described the
Two control submodule 26a2 include second interior peripheral hardware；Wherein,
Described first receives control submodule 26a1, for the second data write-in shared on piece to be stored submodule
In block 26a3, described the in the shared on piece sub-module stored 26a3 is read by the second reception control submodule 26a2
It is handled after two data, obtains and treated data are carried out to second data, specifically include:
Described first receives control submodule 26a1, for the second data write-in shared on piece to be stored submodule
In block 26a3, and described second is notified to receive control submodule by first interior peripheral hardware and second interior peripheral hardware
26a2 is read second number in the shared on piece sub-module stored 26a3 by the second reception control submodule 26a2
It is handled after, obtains and treated data are carried out to second data.
In this way, sharing on piece sub-module stored 26a3 since the second data are stored in by the first reception control submodule 26a1
Afterwards, the second reception control submodule 26a2, and then second are notified by first interior peripheral hardware and second interior peripheral hardware
It receives control submodule 26a2 the second data are further processed, therefore ensure that the first reception control submodule 26a1 will
Data are written shared on piece sub-module stored 26a3 and second and receive control submodule 26a2 reading shared on piece storage
Data in module 26a3 optimize the orderly progress of processing, improve the timeliness and accuracy of data processing.
Specifically, as shown in Fig. 5 or Figure 11, specially is set inside and outside described first in a kind of possible implementation
One universal asynchronous receiving-transmitting transmitter (Universal Asynchronous Receiver/Transmitter, referred to as: UART),
Specially the 2nd UART is set inside and outside described second, wherein the port TX of the first UART and the end RX of the 2nd UART
Mouth connection, the port RX of the first UART is connect with the port TX of the 2nd UART.
In alternatively possible implementation, as shown in Fig. 6 or Figure 12, set inside specially first inside and outside described first
Integrated circuit (Inter-Integrated Circuit, referred to as: I2C) sets specially the 2nd I2C inside and outside described second,
In, the serial clock port 1 of the first I2C is connect with the serial clock port 1 of the 2nd I2C, the string of the first I2C
Row data port 2 is connect with the serial data port 2 of the 2nd I2C.
It should be noted that Fig. 6 and Fig. 7 are only two kinds of possible reception control submodule 26a and transmission control submodule
The mode of simple data communication between 26b, Figure 11 and Figure 12 be only two kinds possible first receive control submodule 26a1 with
Second receives the mode of the simple data communication between control submodule 26a2.Certainly, inside and outside first interior peripheral hardware and second
If being also possible to be other, the present invention is not especially limit this.
Preferably, as shown in Fig. 7 or Figure 13, in the embodiment of the present invention, the memory module 27 can specifically include a sudden strain of a muscle
Deposit FLASH27a and a SDRAM27b.
Wherein, FLASH27a is for quickly handling static data, and SDRAM27b is for handling dynamic data.It is deposited using difference
The characteristic of storage media stores different data, to realize the quick storage of data.
It should be noted that receiving control submodule 26a in the embodiment of the present invention and transmission control submodule 26b being shared
An one FLASH27a and SDRAM27b.SDRAM27b the and FLASH27a capacity can be respectively two panels SDRAM shown in Fig. 1
The sum of the sum of capacity two panels FLASH capacity.
It should be noted that the oblique wire frame representation of Fig. 7 or Figure 13 different directions receives control in order to preferably show
Module 26a and transmission control submodule 26b are to the capacity service condition with a piece of SDRAM27b and FLASH27a.
Preferably, it is contemplated that field programmable gate array (Field-Programmable Gate Array, referred to as:
FPGA hardware programmable) can design different hardware plans for different application, enough in gate circuit quantity
In the case of, hardware resource can be freely distributed, therefore, in the embodiment of the present invention, the control module 26 is specifically as follows FPGA,
So that the control submodule 26a and the resource for sending control submodule 26b of receiving can be controlled according to the reception
Submodule 26a and transmission control submodule 26b data volume to be processed are configured.
It should be noted that can distribute in the enough situations of fpga logic door quantity and receive control submodule 26a more
More resources, resource herein generally refer to logic gate, wherein logic gate can realize such as store after programming, the function of communication
Energy.
In turn, as shown in figure 8, the reception control submodule 26a can specifically include the first ARM26a1 and described
Peripheral unit 26a2 and on-chip memory cell 26a3 in the piece of first ARM26a1；The transmission control submodule 26b specifically can be with
Peripheral unit 26b2 and on-chip memory cell 26b3 in piece including the 2nd ARM26b1 and the 2nd ARM26b1.
Wherein, the on-chip memory cell in the embodiment of the present invention (including 26a3 and 26b3) be specifically as follows on piece RAM and/
Or on piece read-only memory (Read-Only Memory, referred to as: ROM), the present invention is not especially limit this.
It should be noted that peripheral unit 26a2 can specifically include in the piece of the first ARM26a1 in the embodiment of the present invention
First above-mentioned interior peripheral hardware, peripheral unit 26b2 can specifically include in the piece of the 2nd ARM26b1 in the embodiment of the present invention
The second interior peripheral hardware stated, the present invention is not especially limit this.Certainly, the first ARM26a1 in the embodiment of the present invention
Piece in the piece of peripheral unit 26a2 and the 2nd ARM26b1 peripheral unit 26b2 may also contain other peripheral hardwares, such as
In the piece of one ARM26a1 peripheral unit 26a2 include the peripheral hardware that is communicated with digital signal processing module 24 or at analog signal
The peripheral hardware etc. that module 23 communicates is managed, peripheral unit 26b2 includes logical with digital signal processing module 24 in the piece of the 2nd ARM26b1
The peripheral hardware of letter or the peripheral hardware etc. communicated with a period of time control module 22, the present invention is not especially limit this.
It should be noted that the programmable features based on FPGA, reception control submodule 26a in the embodiment of the present invention and
Sending control submodule 26b can also include customized logic unit, and the present invention is not especially limit this.
Alternatively, as shown in figure 14, it is described first reception control submodule 26a1 can specifically include the first ARM26a11, with
And peripheral unit 26a12 and on-chip memory cell 26a13 in the piece of the first ARM26a11；Described second receives control submodule
Block 26a2 can specifically include peripheral unit 26a22 and on piece in the piece of the 2nd ARM26a21 and the 2nd ARM26a21
Storage unit 26a23；The transmission control submodule 26b can specifically include the 3rd ARM26b1 and the third
Peripheral unit 26b2 and on-chip memory cell 26b3 in the piece of ARM26b1.
Wherein, the on-chip memory cell in the embodiment of the present invention (including 26a13,26a23 and 26b3) is specifically as follows piece
Upper RAM and/or on piece ROM, the present invention is not especially limit this.
It should be noted that peripheral unit 26a12 can specifically include in the piece of the first ARM26a1 in the embodiment of the present invention
First above-mentioned interior peripheral hardware, peripheral unit 26a22 can specifically include in the piece of the 2nd ARM26a2 in the embodiment of the present invention
The second interior peripheral hardware stated, the present invention is not especially limit this.Certainly, the first ARM26a1 in the embodiment of the present invention
Piece in peripheral unit 26a12, the 2nd ARM26a2 piece in peripheral hardware list in the piece of peripheral unit 26a22 and the 3rd ARM26b1
First 26b2 may also contain in other peripheral hardwares, such as the piece of the first ARM26a1 peripheral unit 26a12 include at digital signal
Manage the peripheral hardware that module 24 communicates or the peripheral hardware etc. communicated with analog signal processing module 23, peripheral hardware in the piece of the 3rd ARM26b1
Unit 26b2 includes the peripheral hardware communicated with digital signal processing module 24 or the peripheral hardware etc. communicated with a period of time control module 22, this
Inventive embodiments are not especially limited this.
It should be noted that the programmable features based on FPGA, first in the embodiment of the present invention receives control submodule
26a1, the second reception control submodule 26a2 and transmission control submodule 26b can also include customized logic unit, and the present invention is real
It applies example and this is not especially limited.
On the one hand, it since FPGA technology is high, and is communicated using internal I/O port, rather than passes through external interface
It is driven by electric current and carries out signal transmitting, therefore power consumption is lower；On the other hand, FPGA can flexibly add piece internal module, to be
User is customized to realize the hardware circuit or logic of specific function and independent development.For example, SDRAM and on piece RAM is operated
Function, dual port RAM etc..In the enough situations of logic gate quantity, it can also increase ARM quantity in piece and carry out parallel processing and more count
According to.As long as also, FPGA has sufficient amount of logic gates, so that it may according to functional requirement, program write-in is updated,
The allomeric function upgrading of software and hardware circuit can be realized by not needing replacement hardware system, flexibility and scalability compared with
By force, it is ensured that the later period maintains easily, and can effectively promote the application of Vltrasonic device, uses more medical institutions and meets self-demand
Vltrasonic device.
It is apparent to those skilled in the art that for convenience and simplicity of description, the device of foregoing description,
Only the example of the division of the above functional modules, it in practical application, can according to need and by above-mentioned function distribution
It is completed by different functional modules, i.e., the internal structure of device is divided into different functional modules, it is described above to complete
All or part of function.System, the specific work process of device and unit of foregoing description can be implemented with reference to preceding method
Corresponding process in example, details are not described herein.
In several embodiments provided herein, it should be understood that disclosed system, device and method can be with
It realizes by another way.For example, the apparatus embodiments described above are merely exemplary, for example, the module or
The division of unit, only a kind of logical function partition, there may be another division manner in actual implementation, such as multiple units
Or component can be combined or can be integrated into another system, or some features can be ignored or not executed.Another point, institute
Display or the mutual coupling, direct-coupling or communication connection discussed can be through some interfaces, device or unit
Indirect coupling or communication connection can be electrical property, mechanical or other forms.
The unit as illustrated by the separation member may or may not be physically separated, aobvious as unit
The component shown may or may not be physical unit, it can and it is in one place, or may be distributed over multiple
In network unit.It can select some or all of unit therein according to the actual needs to realize the mesh of this embodiment scheme
's.
It, can also be in addition, the functional units in various embodiments of the present invention may be integrated into one processing unit
It is that each unit physically exists alone, can also be integrated in one unit with two or more units.Above-mentioned integrated list
Member both can take the form of hardware realization, can also realize in the form of software functional units.
If the integrated unit is realized in the form of SFU software functional unit and sells or use as independent product
When, it can store in a computer readable storage medium.Based on this understanding, technical solution of the present invention is substantially
The all or part of the part that contributes to existing technology or the technical solution can be in the form of software products in other words
It embodies, which is stored in a storage medium, including some instructions are used so that a computer
It is each that equipment (can be personal computer, server or the network equipment etc.) or processor (processor) execute the present invention
The all or part of the steps of embodiment the method.And storage medium above-mentioned includes: USB flash disk, mobile hard disk, ROM, RAM), magnetic
The various media that can store program code such as dish or CD.
The above description is merely a specific embodiment, but scope of protection of the present invention is not limited thereto, any
Those familiar with the art in the technical scope disclosed by the present invention, can easily think of the change or the replacement, and should all contain
Lid is within protection scope of the present invention.Therefore, protection scope of the present invention should be based on the protection scope of the described claims.
Claims (11)
1. a kind of Vltrasonic device, the Vltrasonic device includes probe, a period of time control module, analog signal processing module, number letter
Number processing module, which is characterized in that the Vltrasonic device further include: with the analog signal processing module, the digital signal
Processing module and a period of time control module control module being all connected with and the memory module being connect with the control module；
Wherein, the control module includes receiving control submodule and sending control submodule, the reception control submodule and described
It sends control submodule storage resource shared by the memory module and the reception control submodule and the transmission controls
Submodule data volume to be processed is positively correlated；
The reception control submodule, the first data sent for receiving the analog signal processing module, and described in transmission
First data give the memory module, store first data by the memory module；
The reception control submodule is also used to receive the data request information that the digital signal processing module is sent, and root
According to the data request information, in conjunction with preset algorithm after reading the second data in the memory module, by second data
It is sent to the digital signal processing module, wherein second data are some or all of first data data；
The transmission control submodule, the control signal sent for receiving the digital signal processing module, and according to described
It controls signal and the probe is controlled by a period of time control module；
The control module further include: shared on piece sub-module stored；
The reception control submodule, is also used to according to the data request information, in conjunction with preset algorithm from the memory module
After the second data of middle reading, second data are sent to the digital signal processing module, are specifically included:
The reception control submodule, is also used to according to the data request information, in conjunction with preset algorithm from the memory module
After the second data of middle reading, second data are written in the shared on piece sub-module stored, son is controlled by the transmission
Module is handled after reading second data in the shared on piece sub-module stored, obtain to second data into
Row treated data；
The reception control submodule is also used to be read from the shared on piece sub-module stored to second data progress
Data that treated, and second data are carried out with treated that data are sent to the Digital Signal Processing mould by described
Block.
2. Vltrasonic device according to claim 1, which is characterized in that the reception control submodule is also used to according to institute
Data request information is stated, in conjunction with preset algorithm after reading the second data in the memory module, second data are sent
To the digital signal processing module, specifically include:
The reception control submodule, is also used to according to the data request information, in conjunction with preset algorithm from the memory module
After the second data of middle reading, second data are handled, obtains and treated data is carried out to second data, and
Second data are carried out with treated that data are sent to the digital signal processing module by described.
3. Vltrasonic device according to claim 1, which is characterized in that the reception control submodule includes inside and outside first
If the transmission control submodule includes second interior peripheral hardware；Wherein,
The reception control submodule, for second data to be written in the shared on piece sub-module stored, by described
It sends after control submodule reads second data in the shared on piece sub-module stored and is handled, obtained to described
Second data carry out treated data, specifically include:
The reception control submodule for second data to be written in the shared on piece sub-module stored, and passes through
First interior peripheral hardware and second interior peripheral hardware notify the transmission control submodule, by the transmission control submodule
It is handled, is obtained to second data after reading second data in the shared on piece sub-module stored
Data after reason.
4. Vltrasonic device according to claim 1, which is characterized in that the reception control submodule includes the first reception control
System module, second, which receive control submodule and receive control submodule and described second with described first, receives control
The shared on piece sub-module stored that module is all connected with；
The reception control submodule, the first data sent for receiving the analog signal processing module, and described in transmission
First data give the memory module, store first data by the memory module, comprising:
Described first receives control submodule, the first data sent for receiving the analog signal processing module, and sends
First data give the memory module, store first data by the memory module；
The reception control submodule is also used to receive the data request information that the digital signal processing module is sent, and root
According to the data request information, in conjunction with preset algorithm after reading the second data in the memory module, by second data
It is sent to the digital signal processing module, comprising:
Described first receives control submodule, is also used to receive the data request information that the digital signal processing module is sent,
And according to the data request information, in conjunction with preset algorithm after reading the second data in the memory module, by described second
Data are written in the shared on piece sub-module stored, receive control submodule by described second and read the shared on piece storage
It is handled after second data in submodule, obtains and treated data are carried out to second data；
Described first receives control submodule, is also used to read from the shared on piece sub-module stored to second data
It carries out treated data, and by described treated carried out to second data data are sent to the Digital Signal Processing
Module.
5. Vltrasonic device according to claim 4, which is characterized in that described first receives control submodule, is also used to root
According to the data request information, in conjunction with preset algorithm after reading the second data in the memory module, by second data
It is written in the shared on piece sub-module stored, receives control submodule by described second and read the shared on piece storage submodule
It is handled after second data in block, obtains and treated data are carried out to second data, specifically include:
Described first receives control submodule, is also used to according to the data request information, in conjunction with preset algorithm from the storage
After reading the second data in module, second data are pre-processed, obtain pretreated second data, and will be described
Pretreated second data are written in the shared on piece sub-module stored, receive control submodule by described second and read institute
It is further processed, is obtained to the pre- place after stating pretreated second data in shared on piece sub-module stored
The second data after reason be further processed after data.
6. Vltrasonic device according to claim 4, which is characterized in that described first receives control submodule including first
Interior peripheral hardware, described second, which receives control submodule, includes second interior peripheral hardware；Wherein,
Described first receives control submodule, for second data to be written in the shared on piece sub-module stored, by
The second reception control submodule is handled after reading second data in the shared on piece sub-module stored, is obtained
Treated data are carried out to second data, specifically include:
Described first receives control submodule, for second data to be written in the shared on piece sub-module stored, and
It notifies described second to receive control submodule by first interior peripheral hardware and second interior peripheral hardware, is connect by described second
It receives after control submodule reads second data in the shared on piece sub-module stored and is handled, obtained to described the
Two data carry out treated data.
7. the Vltrasonic device according to claim 3 or 6, which is characterized in that it is logical to set specially first inside and outside described first
With asynchronous receiving-transmitting transmitter UART, specially the 2nd UART is set inside and outside described second, wherein the port TX of the first UART
It is connect with the port RX of the 2nd UART, the port RX of the first UART is connect with the port TX of the 2nd UART.
8. the Vltrasonic device according to claim 3 or 6, which is characterized in that set in specially first inside and outside described first
Portion integrated circuit I2C sets specially the 2nd I2C inside and outside described second, wherein the serial clock port of the first I2C with
The serial clock port of 2nd I2C connects, the serial data port of the first I2C and the serial number of the 2nd I2C
It is connected according to port.
9. Vltrasonic device according to claim 1-6, which is characterized in that the memory module includes a flash memory
A FLASH and synchronous DRAM SDRAM.
10. Vltrasonic device according to claim 1-6, which is characterized in that the control module is specially scene
Programmable gate array FPGA.
11. Vltrasonic device according to claim 10, which is characterized in that the reception control submodule includes first advanced
RISC processor ARM and the first ARM piece in peripheral unit and on-chip memory cell；It is described
Sending control submodule includes peripheral unit and on-chip memory cell in the piece of the 2nd ARM and the 2nd ARM.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510438314.4A CN105054963B (en) | 2015-06-24 | 2015-07-23 | A kind of Vltrasonic device |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510355497 | 2015-06-24 | ||
| CN2015103554973 | 2015-06-24 | ||
| CN201510438314.4A CN105054963B (en) | 2015-06-24 | 2015-07-23 | A kind of Vltrasonic device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105054963A CN105054963A (en) | 2015-11-18 |
| CN105054963B true CN105054963B (en) | 2019-02-05 |
Family
ID=54484663
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510438314.4A Active CN105054963B (en) | 2015-06-24 | 2015-07-23 | A kind of Vltrasonic device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105054963B (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105534545A (en) * | 2015-12-11 | 2016-05-04 | 青岛海信医疗设备股份有限公司 | Ultrasonic device |
| CN105559822A (en) * | 2015-12-11 | 2016-05-11 | 青岛海信医疗设备股份有限公司 | Ultrasonic device |
| CN105559823A (en) * | 2015-12-11 | 2016-05-11 | 青岛海信医疗设备股份有限公司 | Ultrasonic apparatus |
| CN109124679A (en) * | 2017-06-19 | 2019-01-04 | 深圳市理邦精密仪器股份有限公司 | Portable ultrasound diagnostic equipment |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0164808A1 (en) * | 1984-06-15 | 1985-12-18 | Laboratoires D'electronique Et De Physique Appliquee L.E.P. | Apparatus for the examination of meda by ultrasonic echography |
| CN200960135Y (en) * | 2006-09-30 | 2007-10-17 | 深圳市蓝韵实业有限公司 | High performance ultrasonic diagnostic instrument |
| CN101185580A (en) * | 2006-11-15 | 2008-05-28 | 深圳迈瑞生物医疗电子股份有限公司 | Method and apparatus for gathering ultrasonic diagnosis system high-speed radio-frequency echo wave data |
| CN102327131A (en) * | 2010-07-12 | 2012-01-25 | 通用电气公司 | Method and system for controlling communication of data in an ultrasound system |
| WO2013101562A2 (en) * | 2011-12-18 | 2013-07-04 | Metritrack, Llc | Three dimensional mapping display system for diagnostic ultrasound machines |
| CN103473201A (en) * | 2013-08-30 | 2013-12-25 | 深圳先进技术研究院 | USB3.0 (universal serial bus 3.0) based ultrasonic data treatment and transmission device and method, and ultrasonic diagnosis system |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9848849B2 (en) * | 2008-08-21 | 2017-12-26 | General Electric Company | System and method for touch screen control of an ultrasound system |
| CN103473272B (en) * | 2013-08-20 | 2017-06-16 | 小米科技有限责任公司 | Data processing method, apparatus and system |
-
2015
- 2015-07-23 CN CN201510438314.4A patent/CN105054963B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0164808A1 (en) * | 1984-06-15 | 1985-12-18 | Laboratoires D'electronique Et De Physique Appliquee L.E.P. | Apparatus for the examination of meda by ultrasonic echography |
| CN200960135Y (en) * | 2006-09-30 | 2007-10-17 | 深圳市蓝韵实业有限公司 | High performance ultrasonic diagnostic instrument |
| CN101185580A (en) * | 2006-11-15 | 2008-05-28 | 深圳迈瑞生物医疗电子股份有限公司 | Method and apparatus for gathering ultrasonic diagnosis system high-speed radio-frequency echo wave data |
| CN102327131A (en) * | 2010-07-12 | 2012-01-25 | 通用电气公司 | Method and system for controlling communication of data in an ultrasound system |
| WO2013101562A2 (en) * | 2011-12-18 | 2013-07-04 | Metritrack, Llc | Three dimensional mapping display system for diagnostic ultrasound machines |
| CN103473201A (en) * | 2013-08-30 | 2013-12-25 | 深圳先进技术研究院 | USB3.0 (universal serial bus 3.0) based ultrasonic data treatment and transmission device and method, and ultrasonic diagnosis system |
Also Published As
| Publication number | Publication date |
|---|---|
| CN105054963A (en) | 2015-11-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105054963B (en) | A kind of Vltrasonic device | |
| US10412021B2 (en) | Optimizing placement of virtual machines | |
| CN106489132B (en) | Read and write the method, apparatus, storage equipment and computer system of data | |
| CN101887382A (en) | Method and device for arbitrating dynamic priority | |
| CN103955436B (en) | A kind of data processing equipment and terminal | |
| CN106569727A (en) | Shared parallel data reading-writing apparatus of multi memories among multi controllers, and reading-writing method of the same | |
| CN105553887B (en) | The architecture interconnected on tube core | |
| CN105224246B (en) | A kind of information and internal memory configuring method and device | |
| CN104765701B (en) | Data access method and equipment | |
| CN107025146B (en) | A kind of document generating method, device and system | |
| CN110347626A (en) | Server system | |
| CN109284192A (en) | Method for parameter configuration and electronic equipment | |
| CN112953853A (en) | Shared cache system and method, electronic device and storage medium | |
| CN104380272A (en) | Device and method for interrupt coalescing | |
| CN104123188B (en) | A kind of resource allocation methods and relevant apparatus | |
| CN103970714B (en) | For the device and method and its reconfigurable processor of sharing functionality logic | |
| CN116017341A (en) | Method, system and equipment for wireless weighing network | |
| CN108494700A (en) | Across link data transmission method, device, computer equipment and storage medium | |
| KR20190108001A (en) | Network-on-chip and computer system comprising the same | |
| CN111092817A (en) | Data transmission method and device | |
| CN112396186B (en) | Execution method, execution device and related product | |
| KR101797929B1 (en) | Assigning processes to cores in many-core platform and communication method between core processes | |
| CN104049915A (en) | Storage system and communication method | |
| CN111614794B (en) | Message transmission method and device, electronic equipment and storage medium | |
| US9934195B2 (en) | Shared resource digital signal processors |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |