CN105007198A - IP data package out-of-order analog simulation circuit and method - Google Patents
IP data package out-of-order analog simulation circuit and method Download PDFInfo
- Publication number
- CN105007198A CN105007198A CN201510455624.7A CN201510455624A CN105007198A CN 105007198 A CN105007198 A CN 105007198A CN 201510455624 A CN201510455624 A CN 201510455624A CN 105007198 A CN105007198 A CN 105007198A
- Authority
- CN
- China
- Prior art keywords
- order
- bag
- analog simulation
- module
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L43/00—Arrangements for monitoring or testing data switching networks
- H04L43/50—Testing arrangements
Abstract
The invention presents an IP data package out-of-order analog simulation circuit, comprising an out-of-order package selecting module, an emergency number control module, an out-of-order number control module, a recurrent writing control module, a package out-of-order counting module, an extracting cache, a data cache, an excursion counter, a data package multiplexing module, a random number generator and a deviation range calculating module. The IP data package out-of-order analog simulation circuit of the invention is to extract a data packet which needs to be damaged from a data flow according to certain distribution and probability, then count the later returned data package, and insert the extracted package into a transmit queue right away while the out-of-order position is reached. The IP data package out-of-order analog simulation circuit of the invention could simulate an out-of-order analog simulation scene of an actual IP network so as to provide an excellent data package out-of-order simulation platform for scientific research or experiment.
Description
Technical field
The present invention relates to technical field of measurement and test, particularly a kind of IP data packet disorder analog simulation circuit, also relates to a kind of IP data packet disorder analog simulation method.
Background technology
IP network communications applications is widely, little of an equipment, and the strategic net greatly to country has IP communication network in use.
Wrap the out of order phenomenon that the order of wrapping in IP network data flow changes in the transmission that refers to, wrap the change that out of order damage simulation is exactly this bag order of analog network.
The IP network situation of laboratory environment is more satisfactory, and seldom bag disorder phenomenon occurs, and in practical IP network, packet is in transmitting procedure, bag disorder phenomenon is very common.
In existing laboratory environment or generally local area network (LAN), be difficult to simulation practical IP network scenarios, therefore, how to simulate real network situation in laboratory environments, be current problem demanding prompt solution.
Summary of the invention
The present invention proposes a kind of IP data packet disorder analog simulation circuit and method, solves the problem being difficult in laboratory environments simulate real network.
Technical scheme of the present invention is achieved in that
A kind of IP data packet disorder analog simulation circuit, comprising: out of order bag is chosen module, burst number of times control module, out of order number of times control module, recurrent wrIting control module, wraps out of order statistical module, extracted buffer memory FIFO, data buffer storage FIFO, offset counter, packet multiplexing module, randomizer, deviation range computing module;
The distributed constant of module according to real-time update chosen by out of order bag, chooses packet and carry out out of order from data flow;
Burst number of times control module, when receiving each accident, carries out burst length computing, produces the out of order enable signal of burst;
Out of order number of times control module is to single or happen suddenly bag number out of order and count, and carries out lasting out of order or after out of order bag number of specifying, stop damage, until again start to packet;
Extract buffer memory FIFO for storing the out of order bag of selected participation, each extraction buffer memory FIFO is a corresponding offset counter separately;
Offset counter, according to the result of deviation range computing module, calculates the particular location wrapping output in corresponding extraction buffer memory, when deviation post arrives, immediately bag out of order for the needs stored in extraction buffer memory is outputted to packet multiplexing module;
The deviation range of each out of order bag is random, and random value is provided by deviation range computing module;
What data buffer storage FIFO arrived during being used for extracting buffer memory FIFO output packet described in buffer memory does not need out of order bag;
Randomizer produces random number;
Deviation range computing module utilizes described random number, first calculates the random offset value of current out of order bag, and it is the high 9 of random number and out of order deviation range product; Then result of calculation is added beginning deviant, obtain current out of order bag actual needs skew value, this value use by each group of offset counter.
Alternatively, described distributed constant is by program computation and be stored in RAM, and different distributions and probability and each refreshing all can produce new random number, and these random numbers are used for representing the interval choosing bag.
Alternatively, the out of order optimum configurations that happens suddenly is n/m, and wherein, n is burst length, and 1/m is the average probability that burst occurs.
Alternatively, the situation that several bag will export simultaneously, adopts the mode of order priority to inquire about.
Alternatively, the capacity of described data buffer storage FIFO is the capacity sum of described extraction buffer memory FIFO.
Alternatively, the random number that described randomizer produces meets and is uniformly distributed.
Alternatively, described randomizer adopts M sequence primitive polynomial X
25+ X
3+ 1 produces random number.
Based on above-mentioned artificial circuit, the invention allows for a kind of IP data packet disorder analog simulation method, first from data flow, extract according to certain distribution and probability the packet needing damage, then the packet of follow-up arrival is counted, immediately the bag of extraction is inserted in transmit queue when out of order position arrives.
The invention has the beneficial effects as follows:
(1) the analog simulation scene that practical IP network packet is out of order can be simulated, for scientific research or test provide good data packet disorder emulation platform.
(2) can carry out 8 analog simulations wrapped continuously, out of order scope can reach 256 bags.
Accompanying drawing explanation
In order to be illustrated more clearly in the embodiment of the present invention or technical scheme of the prior art, be briefly described to the accompanying drawing used required in embodiment or description of the prior art below, apparently, accompanying drawing in the following describes is only some embodiments of the present invention, for those of ordinary skill in the art, under the prerequisite not paying creative work, other accompanying drawing can also be obtained according to these accompanying drawings.
Fig. 1 is the theory diagram of a kind of IP data packet disorder of the present invention analog simulation circuit.
Embodiment
Below in conjunction with the accompanying drawing in the embodiment of the present invention, be clearly and completely described the technical scheme in the embodiment of the present invention, obviously, described embodiment is only the present invention's part embodiment, instead of whole embodiments.Based on the embodiment in the present invention, those of ordinary skill in the art, not making the every other embodiment obtained under creative work prerequisite, belong to the scope of protection of the invention.
In existing laboratory environment or generally local area network (LAN), be difficult to simulation practical IP network scenarios.The present invention proposes a kind of IP data packet disorder analog simulation circuit and method, can carry out 8 analog simulations wrapped continuously, out of order scope can reach 256 bags.
IP data packet disorder analog simulation circuit of the present invention and method, first from data flow, extract according to certain distribution and probability the packet needing damage, then the packet of follow-up arrival is counted, immediately the bag of extraction is inserted in transmit queue when out of order position arrives.
Below in conjunction with accompanying drawing, IP data packet disorder analog simulation circuit of the present invention and method are described in detail.
As shown in Figure 1, IP data packet disorder analog simulation circuit of the present invention comprises: out of order bag is chosen module, burst number of times control module, out of order number of times control module, recurrent wrIting control module, wraps out of order statistical module, extracted buffer memory, data buffer storage, offset counter, packet multiplexing module, randomizer, deviation range computing module.
The distributed constant of module according to real-time update chosen by out of order bag, chooses packet and carry out out of order from data flow.Distributed constant is by program computation and be stored in RAM, and different distributions and probability and each refreshing all can produce new random number, and these random numbers are used for representing the interval choosing bag.
Wrap and out of orderly not only support that bag single is at random out of order, and support that burst is out of order.The out of order optimum configurations that happens suddenly is n/m, n is burst length, and 1/m is the average probability that burst occurs.Burst number of times control module, when receiving each accident, carries out burst length computing, produces the out of order enable signal of burst.
Wrapping out of order damage can carry out lasting out of order according to damage profile and probability, also can carry out the out of order of certain bag number according to damage profile and probability.Out of order number of times control module is to single or happen suddenly bag number out of order and count, and it can carry out lasting out of order or after out of order bag number of specifying, stop damage, until again start to packet.
Extract buffer memory FIFO1 ~ 8 for storing the out of order bag of selected participation, each own offset counter of these 8 FIFO.Offset counter, according to the result of deviation range computing module, calculates the particular location wrapping output in corresponding FIFO, when deviation post arrives, immediately complete for bag out of order for the needs stored in FIFO is outputted to packet multiplexing module.
Example in Fig. 1 of the present invention comprises 8 and extracts buffer memory FIFO, and this example should as the restriction of scope, and those skilled in the art, according to instruction of the present invention, can expand the quantity of extraction buffer memory FIFO, offset counter.
Because the deviation range of each out of order bag is random, random value offsetval is provided by deviation range computing module, therefore may occur the situation that several bag will export simultaneously, at this moment artificial circuit adopts the mode of order priority, namely according to the sequential query of FIFO1, FIFO2...FIFO8.Because the capacity of FIFO is limited, be difficult to the complete data packet supporting to store random length, if the packet of input has exceeded the capacity of FIFO, then this packet is no longer out of order, but directly exports.
What data buffer storage FIFO arrived during being used for buffer memory extraction buffer memory FIFO1 ~ 8 output packet does not need out of order bag, and prevent data-bag lost, the capacity of data buffer storage FIFO should be the capacity sum extracting buffer memory FIFO1 ~ 8.
Randomizer produces 9 bit random i lumber (randomd), and this random number meets and is uniformly distributed, and preferably, randomizer adopts M sequence primitive polynomial X
25+ X
3+ 1 produces random number.
Deviation range computing module utilizes above-mentioned random number (randomd), first the random offset value (randomoffset) of current out of order bag is calculated, it is the high 9 of randomd and offsetscope product, and wherein offsetscope is out of order deviation range (9 bit); Then result of calculation is added and start deviant startval, i.e. offsetval=randomoffset+startval, obtain current out of order bag actual needs skew value offsetval, this value (offsetval) use by each group of offset counter.
The invention provides a kind of IP data packet disorder analog simulation circuit and method, the analog simulation scene that practical IP network packet is out of order can be simulated, for scientific research or test provide good data packet disorder emulation platform.
The foregoing is only preferred embodiment of the present invention, not in order to limit the present invention, within the spirit and principles in the present invention all, any amendment done, equivalent replacement, improvement etc., all should be included within protection scope of the present invention.
Claims (8)
1. an IP data packet disorder analog simulation circuit, it is characterized in that, comprising: out of order bag is chosen module, burst number of times control module, out of order number of times control module, recurrent wrIting control module, wraps out of order statistical module, extracted buffer memory FIFO, data buffer storage FIFO, offset counter, packet multiplexing module, randomizer, deviation range computing module;
The distributed constant of module according to real-time update chosen by out of order bag, chooses packet and carry out out of order from data flow;
Burst number of times control module, when receiving each accident, carries out burst length computing, produces the out of order enable signal of burst;
Out of order number of times control module is to single or happen suddenly bag number out of order and count, and carries out lasting out of order or after out of order bag number of specifying, stop damage, until again start to packet;
Extract buffer memory FIFO for storing the out of order bag of selected participation, each extraction buffer memory FIFO is a corresponding offset counter separately;
Offset counter, according to the result of deviation range computing module, calculates the particular location wrapping output in corresponding extraction buffer memory, when deviation post arrives, immediately bag out of order for the needs stored in extraction buffer memory is outputted to packet multiplexing module;
The deviation range of each out of order bag is random, and random value is provided by deviation range computing module;
What data buffer storage FIFO arrived during being used for extracting buffer memory FIFO output packet described in buffer memory does not need out of order bag;
Randomizer produces random number;
Deviation range computing module utilizes described random number, first calculates the random offset value of current out of order bag, and it is the high 9 of random number and out of order deviation range product; Then result of calculation is added beginning deviant, obtain current out of order bag actual needs skew value, this value use by each group of offset counter.
2. IP data packet disorder analog simulation circuit as claimed in claim 1, it is characterized in that, described distributed constant is by program computation and be stored in RAM, and different distributions and probability and each refreshing all can produce new random number, and these random numbers are used for representing the interval choosing bag.
3. IP data packet disorder analog simulation circuit as claimed in claim 1, it is characterized in that, the out of order optimum configurations that happens suddenly is n/m, and wherein, n is burst length, and l/m is the average probability that burst occurs.
4. IP data packet disorder analog simulation circuit as claimed in claim 1, is characterized in that, the situation that several bag will export simultaneously, adopts the mode of order priority to inquire about.
5. IP data packet disorder analog simulation circuit as claimed in claim 1, it is characterized in that, the capacity of described data buffer storage FIFO is the capacity sum of described extraction buffer memory FIFO.
6. IP data packet disorder analog simulation circuit as claimed in claim 1, is characterized in that, the random number that described randomizer produces meets and is uniformly distributed.
7. IP data packet disorder analog simulation circuit as claimed in claim 6, is characterized in that, described randomizer adopts M sequence primitive polynomial X
25+ X
3+ 1 produces random number.
8. the IP data packet disorder analog simulation method based on artificial circuit described in any one of claim 1-7, it is characterized in that, first from data flow, extract according to certain distribution and probability the packet needing damage, then the packet of follow-up arrival is counted, immediately the bag of extraction is inserted in transmit queue when out of order position arrives.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510455624.7A CN105007198B (en) | 2015-07-23 | 2015-07-23 | A kind of IP data packet disorders analog simulation circuit and method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510455624.7A CN105007198B (en) | 2015-07-23 | 2015-07-23 | A kind of IP data packet disorders analog simulation circuit and method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105007198A true CN105007198A (en) | 2015-10-28 |
| CN105007198B CN105007198B (en) | 2018-08-14 |
Family
ID=54379725
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510455624.7A Active CN105007198B (en) | 2015-07-23 | 2015-07-23 | A kind of IP data packet disorders analog simulation circuit and method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105007198B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111190689A (en) * | 2019-12-24 | 2020-05-22 | 腾讯科技（深圳）有限公司 | Digital twin system simulation method and device |
| CN114826942A (en) * | 2022-06-27 | 2022-07-29 | 江苏信而泰智能装备有限公司 | Random damage method and system for network packet |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1842054A (en) * | 2005-03-31 | 2006-10-04 | 华为技术有限公司 | Stimulant data packet transmission out-of-order method and device |
| CN101222298A (en) * | 2008-01-22 | 2008-07-16 | 中兴通讯股份有限公司 | Forward package out-of-order regulation method and base station used in HRPD system |
| CN102215162A (en) * | 2011-03-24 | 2011-10-12 | 无锡众志和达存储技术有限公司 | Method for processing optical fiber I/O (input/ output) out-of-order frames based on field programmable gate array |
| CN102904775A (en) * | 2012-09-29 | 2013-01-30 | 华为技术有限公司 | Method, apparatus and system for measuring network packet loss |
| CN103632108A (en) * | 2013-09-13 | 2014-03-12 | 广东明创软件科技有限公司 | Method and mobile terminal for improving safety of contact person information |
| US20150067148A1 (en) * | 2013-08-27 | 2015-03-05 | Electronics And Telecommunications Research Institute | Automotive open system architecture (autosar)-based communication method and communication apparatus thereof |
| CN104660460A (en) * | 2015-01-15 | 2015-05-27 | 北京奥普维尔科技有限公司 | System and method for testing performance of Ethernet |
-
2015
- 2015-07-23 CN CN201510455624.7A patent/CN105007198B/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1842054A (en) * | 2005-03-31 | 2006-10-04 | 华为技术有限公司 | Stimulant data packet transmission out-of-order method and device |
| CN101222298A (en) * | 2008-01-22 | 2008-07-16 | 中兴通讯股份有限公司 | Forward package out-of-order regulation method and base station used in HRPD system |
| CN102215162A (en) * | 2011-03-24 | 2011-10-12 | 无锡众志和达存储技术有限公司 | Method for processing optical fiber I/O (input/ output) out-of-order frames based on field programmable gate array |
| CN102904775A (en) * | 2012-09-29 | 2013-01-30 | 华为技术有限公司 | Method, apparatus and system for measuring network packet loss |
| US20150067148A1 (en) * | 2013-08-27 | 2015-03-05 | Electronics And Telecommunications Research Institute | Automotive open system architecture (autosar)-based communication method and communication apparatus thereof |
| CN103632108A (en) * | 2013-09-13 | 2014-03-12 | 广东明创软件科技有限公司 | Method and mobile terminal for improving safety of contact person information |
| CN104660460A (en) * | 2015-01-15 | 2015-05-27 | 北京奥普维尔科技有限公司 | System and method for testing performance of Ethernet |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111190689A (en) * | 2019-12-24 | 2020-05-22 | 腾讯科技（深圳）有限公司 | Digital twin system simulation method and device |
| CN114826942A (en) * | 2022-06-27 | 2022-07-29 | 江苏信而泰智能装备有限公司 | Random damage method and system for network packet |
Also Published As
| Publication number | Publication date |
|---|---|
| CN105007198B (en) | 2018-08-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106470238A (en) | It is applied to the connection establishment method and device in server load balancing | |
| CN104301248B (en) | Message rate-limiting method and device | |
| CN106886616A (en) | A kind of automatic subnetting method of extensive electro-magnetic transient grid simulation | |
| CN109067665A (en) | Jamming control method and the network equipment | |
| CN104660460A (en) | System and method for testing performance of Ethernet | |
| CN105007198A (en) | IP data package out-of-order analog simulation circuit and method | |
| RU2013108211A (en) | METHOD FOR PREVENTING RE-USE OF DIGITAL DATA PACKAGES IN A NETWORK DATA TRANSFER SYSTEM | |
| EP3206123A1 (en) | Data caching method and device, and storage medium | |
| CN104580005A (en) | Method for sending random length message according to flow model accurately | |
| CN106330741A (en) | Message transmission method and device | |
| CN106911740A (en) | A kind of method and apparatus of cache management | |
| Wang et al. | Transient behavior of ATM networks under overloads | |
| CN106789723A (en) | The method and apparatus that multi-core network forwards speed limit | |
| CN105915930A (en) | Video file sending method and apparatus | |
| CN107707483A (en) | A kind of load-balancing method, system, equipment and computer-readable storage medium | |
| CN109995608A (en) | Network rate calculation method and device | |
| CN107682235A (en) | A kind of propagation delay time prediction data dispatching method based on Kalman filtering | |
| CN106951646A (en) | Multi tate interface method and device in a kind of power system real-time simulation | |
| CN104954249A (en) | Packet forwarding method, system and device | |
| CN104378256A (en) | FPGA-based performance test data stream scheduling method and device | |
| CN105898796A (en) | 4G device transmission rate improving method and system | |
| WO2015170179A3 (en) | Method and apparatus for selecting a next hop | |
| CN105119740B (en) | A kind of IP network damage simulation method and emulating instrument | |
| CN104580009B (en) | Chip forwards the method and device of data | |
| CN106789440A (en) | A kind of IP bags packet header detection method and device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |