CN104993982A - Ethernet realization system of FPGA chip internally provided with PHY transceiver function - Google Patents

Ethernet realization system of FPGA chip internally provided with PHY transceiver function Download PDF

Info

Publication number
CN104993982A
CN104993982A CN201510257301.7A CN201510257301A CN104993982A CN 104993982 A CN104993982 A CN 104993982A CN 201510257301 A CN201510257301 A CN 201510257301A CN 104993982 A CN104993982 A CN 104993982A
Authority
CN
China
Prior art keywords
data
fpga
transceiver
phy
ethernet
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201510257301.7A
Other languages
Chinese (zh)
Inventor
叶品勇
陈庆旭
陈新之
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nanjing SAC Automation Co Ltd
Original Assignee
Nanjing SAC Automation Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nanjing SAC Automation Co Ltd filed Critical Nanjing SAC Automation Co Ltd
Priority to CN201510257301.7A priority Critical patent/CN104993982A/en
Publication of CN104993982A publication Critical patent/CN104993982A/en
Pending legal-status Critical Current

Links

Landscapes

  • Small-Scale Networks (AREA)

Abstract

The invention discloses an Ethernet realization system of an FPGA chip internally provided with a PHY transceiver function. The Ethernet realization system comprises the FPGA chip and an FPGA external transceiver. The FPGA chip comprises an MAC module and a PHY module. In a data transmitting process, data of the MAC module is cached to a memory, Ethernet frame head frame tail insertion and encoding are performed, parallel-serial conversion and encoding are performed, and difference signals are sent to the external transceiver through an internal transceiver; and in a data receiving process, the difference signals are converted into sing-end signals, serial asynchronous data signal clock data recovery is performed, encoding is carried out on recovered data, frame head frame tail identification and decoding are performed, the data is arranged as byte aligned data after serial-parallel conversion, the byte aligned data is stored into the memory, and finally the data is transmitted to the MAC module for processing. According to the invention, the FPGA chip is internally provided with the PHY transceiver and MAC controller functions, and in this way, the Ethernet is realized, so that the integration and the reliability are improved.

Description

The Ethernet of the built-in PHY transceiver function of a kind of fpga chip realizes system
Technical field
The Ethernet that the present invention relates to the built-in PHY transceiver function of a kind of fpga chip realizes system, belongs to ethernet technology field.
Background technology
Connect according to OSI (Open System Interconnect open systems interconnection reference model) reference model Ethernet and comprise physical layer (PHY) and data link layer (MAC).Physical layer defines data and transmits and the electricity required for reception and light signal, line status, clock reference, data encoding and circuit etc., and provides standard interface to data link layer device, and the chip of physical layer is referred to as PHY transceiver.Data link layer then provides the functions such as the structure of addressing mechanism, Frame, data error inspection, transfer control, the data-interface providing standard to network layer, and the chip of data link layer is referred to as mac controller.
Due to the only embedded mac controller and do not comprise PHY transceiver of optional CPU (processor) chip or FPGA (field programmable gate array) chip in the market, therefore, external PHY transponder chip (or PHY+MAC chip) is needed when realizing ethernet communication, ethernet physical layer function is realized by independently PHY transponder chip, by MII or RMII interface inter-link between PHY transponder chip and controller chip, by MDIO Interface realization processor chips to the management of PHY transponder chip.
Above scheme, must external PHY transponder chip (or PHY+MAC chip) in order to realize 100,000,000 optical Ethernet communications.First kind and the cost of device is added; Secondly because PHY transponder chip needs corresponding peripheral circuit support, the complexity of pcb board design is added; Again pass through MII or RMII interface inter-link between PHY transponder chip and processor chips, belong to the interconnected of chip-scale, holding wire is more, there is certain error code hidden danger.
Summary of the invention
For the deficiency that prior art exists, the Ethernet that the object of the invention is to provide the built-in PHY transceiver function of a kind of fpga chip realizes system, PHY transceiver and mac controller function is achieved respectively in fpga chip inside, the Ethernet realized thus, both improve integrated level and reliability, turn reduce pcb board design complexities; Both decrease part category, in turn save cost.
To achieve these goals, the present invention realizes by the following technical solutions:
The Ethernet of the built-in PHY transceiver function of a kind of fpga chip of the present invention realizes system, comprises fpga chip and FPGA external transceiver, fpga chip comprises MAC module and PHY module, the FPGA internal transceiver that PHY module comprises FIFO memory, codec, data clock recovery module, single-ended-differential converter, differential to single-ended transducer and is connected with FPGA external transceiver, described FIFO memory is connected with MAC module by MII interface, when sending data, first by described MII interface by the data buffer storage to be sent of MAC module to FIFO memory, secondly carry out Ethernet frame head by described codec, postamble inserts and 4B5B encodes, and carry out parallel-serial conversion and nrzi encoding, finally by described single-ended-single-ended signal is converted to differential signal, and differential signal is sent to FPGA external transceiver by described FPGA internal transceiver by differential converter, when receiving data, first by described external transceiver, differential signal is sent to FPGA internal transceiver, and by described differential to single-ended transducer, differential signal is converted to single-ended signal, secondly recover module by described data clock and carry out asynchronous serial data signal clock date restoring, then the data after recovery are carried out NRZI decoding by described codec, and carry out the frame head of frame data, postamble identification and 4B5B decoding, be that byte-aligned data are stored in described FIFO memory finally by serioparallel exchange Final finishing, by described MII interface, data are passed to MAC module again to process.
Also phase-locked loop is provided with in above-mentioned fpga chip, described phase-locked loop exports multiple sampled clock signal and recovers module to data clock, multiple sampling clock phase is evenly distributed in the clock cycle, multiple sampling clock is sampled to asynchronous serial data-signal successively, again by the sampled result of multiple sampling clock stored in FIFO memory, clock and the data message of asynchronous serial data-signal can be recovered according to 0,1 saltus step information of bit stream.
Above-mentioned FPGA external transceiver is connected with FPGA internal transceiver by LVDS differential signal.
The present invention is inner to fpga chip by PHY transponder chip function transplanting, not only PHY transceiver function is comprised but also comprise mac controller function in FPGA single-chip inside, interconnected by internal chip enable signal between PHY transceiver module and mac controller module, namely ensure that high reliability signal is interconnected, also facilitate simultaneously and PHY transceiver module is managed; Owing to decreasing PHY transponder chip, therefore greatly can simplify pcb board design, improve integrated level, reduce part category, reduce costs; Due to FPGA design flexibility, can as required flexible expansion network interface number and increase other additional function (as support IEEE1588 couple time etc. customize function).
Accompanying drawing explanation
Fig. 1 is the system block diagram that the Ethernet of the built-in PHY transceiver function of a kind of fpga chip of the present invention realizes system;
Fig. 2 is the transmission data flowchart of ethernet PHY transceiver function of the present invention;
Fig. 3 is the receiving data stream journey figure of ethernet PHY transceiver function of the present invention;
Fig. 4 is multiphase clock sampling schematic diagram.
Embodiment
The technological means realized for making the present invention, creation characteristic, reaching object and effect is easy to understand, below in conjunction with embodiment, setting forth the present invention further.
See Fig. 1, the 100000000 optical Ethernet implementations that the present invention proposes, by realizing PHY transponder chip function in fpga chip inside to substitute independently PHY transponder chip, then FPGA and exterior light transceiver are connected by LVDS differential signal and realize (carrying out differential signal conversion as required).
According to the functional requirement of 100Base-FX 100,000,000 optical Ethernet physical layer PHY transponder chip, its transceiving data flow process as shown in Figures 2 and 3.
Transmission flow: first by MII interface by the data buffer storage to be sent of mac controller module to sending FIFO, next carries out Ethernet frame head, postamble inserts and 4B5B coding, again carry out parallel-serial conversion and nrzi encoding, finally by lvds driver, single-ended signal is converted to differential signal again and exports optical transceiver to.
Receive flow process: first the differential signal that optical transceiver inputs is converted to single-ended signal by LVDS receiver, next carries out asynchronous serial data signal clock date restoring, and the data after recovering are carried out NRZI decoding, again carry out the frame head of frame data, postamble identification and 4B5B decoding, be byte-aligned data stored in reception FIFO finally by serioparallel exchange Final finishing, then by MII interface, data passed to mac controller module and carry out the process such as abnormal judgement, CRC check, address filtering.
In PHY transceivers data flow, asynchronous serial data-signal time data Recovery processing is one of difficult point of the present invention, serial data rate due to 100,000,000 optical Ethernets is 125Mbps, more than 2 times must be greater than according to that Qwest's Sampling Theorem sample rate and just can recover initial data, according to reality test experience, consider the impacts such as signal edge trembling, sample rate clock and data recovery more than 4 times is more satisfactory.But main flow fpga chip dominant frequency, at about 400MHz, is difficult to be realized by the sampling of single clock high magnification in the market.
See Fig. 4, the mode that the present invention adopts multiphase clock to sample, 8 125MHz sampled clock signals are exported by the built-in PLL phase-locked loop of FPGA, and 8 sampling clock phases are evenly distributed in the clock cycle, i.e. neighbouring sample clock skew 45 degree, successively asynchronous serial data-signal is sampled by 8 sampling clocks, again by the sampled result of 8 sampling clocks stored in bit stream FIFO, clock and the data message of asynchronous serial data-signal can be recovered according to 0,1 saltus step information of bit stream.
System of the present invention is not limited only to 100 m ethernet and optical Ethernet, for ten mbit ethernets and electric Ethernet applicable equally.
PHY transceiver and mac controller function are all transplanted to fpga chip inside by the present invention program, interconnected by internal chip enable signal between PHY transceiver module and mac controller module, ensure that high reliability signal is interconnected, simultaneously the also convenient management to PHY transceiver module.Owing to decreasing PHY transponder chip, therefore greatly can simplify pcb board design, improve integrated level, reduce material variety, reduce costs.In addition, due to FPGA design flexibility, can as required flexible expansion network interface number and increase other additional function, as support IEEE1588 couple time etc. customize function.
More than show and describe general principle of the present invention and principal character and advantage of the present invention.The technical staff of the industry should understand; the present invention is not restricted to the described embodiments; what describe in above-described embodiment and specification just illustrates principle of the present invention; without departing from the spirit and scope of the present invention; the present invention also has various changes and modifications, and these changes and improvements all fall in the claimed scope of the invention.Application claims protection range is defined by appending claims and equivalent thereof.

Claims (3)

1. the Ethernet of the built-in PHY transceiver function of fpga chip realizes a system, it is characterized in that, comprises fpga chip and FPGA external transceiver;
Described fpga chip comprises MAC module and PHY module;
The FPGA internal transceiver that described PHY module comprises FIFO memory, codec, data clock recovery module, single-ended-differential converter, differential to single-ended transducer and is connected with FPGA external transceiver, described FIFO memory is connected with MAC module by MII interface;
When sending data, first by described MII interface by the data buffer storage to be sent of MAC module to FIFO memory, secondly carry out Ethernet frame head by described codec, postamble inserts and 4B5B encodes, and carry out parallel-serial conversion and nrzi encoding, finally by described single-ended-single-ended signal is converted to differential signal, and differential signal is sent to FPGA external transceiver by described FPGA internal transceiver by differential converter;
When receiving data, first by described external transceiver, differential signal is sent to FPGA internal transceiver, and by described differential to single-ended transducer, differential signal is converted to single-ended signal, secondly recover module by described data clock and carry out asynchronous serial data signal clock date restoring, then the data after recovery are carried out NRZI decoding by described codec, and carry out the frame head of frame data, postamble identification and 4B5B decoding, be that byte-aligned data are stored in described FIFO memory finally by serioparallel exchange Final finishing, by described MII interface, data are passed to MAC module again to process.
2. the Ethernet of the built-in PHY transceiver function of fpga chip according to claim 1 realizes system, it is characterized in that,
Also phase-locked loop is provided with in described fpga chip, described phase-locked loop exports multiple sampled clock signal and recovers module to data clock, multiple sampling clock phase is evenly distributed in the clock cycle, multiple sampling clock is sampled to asynchronous serial data-signal successively, again by the sampled result of multiple sampling clock stored in FIFO memory, clock and the data message of asynchronous serial data-signal can be recovered according to 0,1 saltus step information of bit stream.
3. the Ethernet of the built-in PHY transceiver function of fpga chip according to claim 1 realizes system, it is characterized in that,
Described FPGA external transceiver is connected with FPGA internal transceiver by LVDS differential signal.
CN201510257301.7A 2015-05-19 2015-05-19 Ethernet realization system of FPGA chip internally provided with PHY transceiver function Pending CN104993982A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510257301.7A CN104993982A (en) 2015-05-19 2015-05-19 Ethernet realization system of FPGA chip internally provided with PHY transceiver function

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510257301.7A CN104993982A (en) 2015-05-19 2015-05-19 Ethernet realization system of FPGA chip internally provided with PHY transceiver function

Publications (1)

Publication Number Publication Date
CN104993982A true CN104993982A (en) 2015-10-21

Family

ID=54305738

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510257301.7A Pending CN104993982A (en) 2015-05-19 2015-05-19 Ethernet realization system of FPGA chip internally provided with PHY transceiver function

Country Status (1)

Country Link
CN (1) CN104993982A (en)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2017206954A1 (en) * 2016-06-03 2017-12-07 中兴通讯股份有限公司 Optical port implementation method and apparatus, and field programmable gate array device
CN108038073A (en) * 2018-01-30 2018-05-15 天津中德应用技术大学 A kind of more board communication systems based on MLVDS
CN108540294A (en) * 2018-06-22 2018-09-14 河南思维轨道交通技术研究院有限公司 A kind of hub integrated chip
CN108984446A (en) * 2018-07-25 2018-12-11 郑州云海信息技术有限公司 PHY interface and FPGA chip based on FPGA primitive
CN111726166A (en) * 2020-07-03 2020-09-29 北京航天发射技术研究所 EPA star networking optical communication network switch and forwarding method
CN113098764A (en) * 2021-03-23 2021-07-09 深圳凌特华盛科技有限公司 Discrete Ethernet management system based on ARM processor
CN113534888A (en) * 2021-07-23 2021-10-22 中国兵器装备集团自动化研究所有限公司 FPGA-based multi-VPX board time synchronization method and device
CN114143157A (en) * 2021-11-22 2022-03-04 上海思源弘瑞自动化有限公司 Ethernet data recovery method and device based on FPGA and electrical equipment
CN114500408A (en) * 2022-01-13 2022-05-13 中汽创智科技有限公司 Ethernet switching device, data processing device and vehicle
CN115065436A (en) * 2022-08-16 2022-09-16 南方电网数字电网研究院有限公司 Clock shunt multiplexing circuit special for electric power
CN117092903A (en) * 2023-10-20 2023-11-21 浙江禾川科技股份有限公司 Redundancy control system and method

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060077995A1 (en) * 1999-01-27 2006-04-13 Broadcom Corporation Apparatus for ethernet PHY/MAC communication
CN103401656A (en) * 2013-08-16 2013-11-20 中国科学院上海微系统与信息技术研究所 Data transmission system of satellite-borne phased-array receiving antenna
CN103888188A (en) * 2013-12-06 2014-06-25 武汉大学 Wireless high-speed laser communication system

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060077995A1 (en) * 1999-01-27 2006-04-13 Broadcom Corporation Apparatus for ethernet PHY/MAC communication
CN103401656A (en) * 2013-08-16 2013-11-20 中国科学院上海微系统与信息技术研究所 Data transmission system of satellite-borne phased-array receiving antenna
CN103888188A (en) * 2013-12-06 2014-06-25 武汉大学 Wireless high-speed laser communication system

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
张雪坤: "基于FPGA的以太网MAC数据处理", 《中国优秀硕士学位论文全文数据库》 *

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107465965B (en) * 2016-06-03 2022-05-20 中兴通讯股份有限公司 Optical port implementation method and device and field programmable gate array device
CN107465965A (en) * 2016-06-03 2017-12-12 中兴通讯股份有限公司 A kind of optical port implementation method, device and FPGA
WO2017206954A1 (en) * 2016-06-03 2017-12-07 中兴通讯股份有限公司 Optical port implementation method and apparatus, and field programmable gate array device
CN108038073A (en) * 2018-01-30 2018-05-15 天津中德应用技术大学 A kind of more board communication systems based on MLVDS
CN108540294A (en) * 2018-06-22 2018-09-14 河南思维轨道交通技术研究院有限公司 A kind of hub integrated chip
CN108540294B (en) * 2018-06-22 2024-04-05 河南思维轨道交通技术研究院有限公司 Hub integrated chip
CN108984446A (en) * 2018-07-25 2018-12-11 郑州云海信息技术有限公司 PHY interface and FPGA chip based on FPGA primitive
CN108984446B (en) * 2018-07-25 2021-07-16 郑州云海信息技术有限公司 PHY interface based on FPGA primitive and FPGA chip
CN111726166A (en) * 2020-07-03 2020-09-29 北京航天发射技术研究所 EPA star networking optical communication network switch and forwarding method
CN113098764A (en) * 2021-03-23 2021-07-09 深圳凌特华盛科技有限公司 Discrete Ethernet management system based on ARM processor
CN113534888A (en) * 2021-07-23 2021-10-22 中国兵器装备集团自动化研究所有限公司 FPGA-based multi-VPX board time synchronization method and device
CN113534888B (en) * 2021-07-23 2024-02-06 中国兵器装备集团自动化研究所有限公司 FPGA-based time synchronization method and device for multiple VPX boards
CN114143157A (en) * 2021-11-22 2022-03-04 上海思源弘瑞自动化有限公司 Ethernet data recovery method and device based on FPGA and electrical equipment
CN114500408A (en) * 2022-01-13 2022-05-13 中汽创智科技有限公司 Ethernet switching device, data processing device and vehicle
CN115065436A (en) * 2022-08-16 2022-09-16 南方电网数字电网研究院有限公司 Clock shunt multiplexing circuit special for electric power
CN115065436B (en) * 2022-08-16 2022-11-25 南方电网数字电网研究院有限公司 Clock shunt multiplexing circuit special for electric power
CN117092903A (en) * 2023-10-20 2023-11-21 浙江禾川科技股份有限公司 Redundancy control system and method
CN117092903B (en) * 2023-10-20 2024-01-23 浙江禾川科技股份有限公司 Redundancy control system and method

Similar Documents

Publication Publication Date Title
CN104993982A (en) Ethernet realization system of FPGA chip internally provided with PHY transceiver function
US8886840B2 (en) System and method for implementing a single chip having a multiple sub-layer PHY
US7362797B2 (en) Physical layer device having an analog SERDES pass through mode
US20040030968A1 (en) System and method for determining on-chip bit error rate (BER) in a communication system
CN101447833B (en) Dual purpose serializer/de-serializer and method thereof
CN103825696A (en) Device for realizing high-speed real-time communication by optical fibers based on FPGA (Field Programmable Gate Array)
US11671521B2 (en) Ethernet interface and related systems, methods and devices
EP2579513B1 (en) Node device, integrated circuit and control method in ring transmission system
CN102710240A (en) Signal processing device and method, SERDES and processor
CN114442514B (en) USB3.0/3.1 control system based on FPGA
CN108462620B (en) Gilbert-level SpaceWire bus system
KR101695835B1 (en) Multi-port serial media independent interface
CN113765582A (en) System and method for realizing one-way transmission data of domestic-design redundant optical port
US6906426B2 (en) Transceiver having shadow memory facilitating on-transceiver collection and communication of local parameters
US8675798B1 (en) Systems, circuits, and methods for phase inversion
US7728625B1 (en) Serial interface for programmable logic devices
CN106209292B (en) Method and device for realizing SDH optical interface of STM-1 by utilizing oversampling method
US12117955B2 (en) Spread spectrum clock negotiation method, and peripheral component interconnect express device and system
CN103034610A (en) Methods and devices for transmission and reception of advanced extensible interface (AXI) bus signal between split modules
US7848394B2 (en) Reconfigurable transceiver architecture for frequency offset generation
WO2018196833A1 (en) Message sending method and message receiving method and apparatus
CN106713149A (en) Daughter card of router and wire clamp board
CN101577598A (en) Multiple signal multiplexing and demultiplexing methods, devices and systems
CN104618821B (en) Space satellite communication multiplexing method based on FPGA
EP1798917B1 (en) Method of passing a constant bit rate digital signal through an ethernet interface and system for carrying out the method

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20151021

RJ01 Rejection of invention patent application after publication