CN104978940A - Pixel circuit - Google Patents
Pixel circuit Download PDFInfo
- Publication number
- CN104978940A CN104978940A CN201510442260.9A CN201510442260A CN104978940A CN 104978940 A CN104978940 A CN 104978940A CN 201510442260 A CN201510442260 A CN 201510442260A CN 104978940 A CN104978940 A CN 104978940A
- Authority
- CN
- China
- Prior art keywords
- transistor
- control signal
- electric property
- property coupling
- storage capacitors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000003990 capacitor Substances 0.000 claims abstract description 104
- 239000004973 liquid crystal related substance Substances 0.000 claims abstract description 86
- 238000010168 coupling process Methods 0.000 claims description 95
- 238000005859 coupling reaction Methods 0.000 claims description 95
- 230000008878 coupling Effects 0.000 claims description 94
- 238000010586 diagram Methods 0.000 description 9
- 230000005684 electric field Effects 0.000 description 5
- 238000000034 method Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 1
- 239000005262 ferroelectric liquid crystals (FLCs) Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- NHDHVHZZCFYRSB-UHFFFAOYSA-N pyriproxyfen Chemical compound C=1C=CC=NC=1OC(C)COC(C=C1)=CC=C1OC1=CC=CC=C1 NHDHVHZZCFYRSB-UHFFFAOYSA-N 0.000 description 1
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal Display Device Control (AREA)
- Liquid Crystal (AREA)
Abstract
The pixel circuit comprises a liquid crystal capacitor, a first storage capacitor, a driving unit, a compensation unit and a reset unit. The driving unit is electrically coupled with the liquid crystal capacitor, the driving unit is used for determining whether to enable the liquid crystal capacitor to store a display potential according to a driving unit control signal, the compensation unit is electrically coupled with the driving unit and is used for determining whether to compensate the driving unit control signal according to a first control signal, and the reset unit is electrically coupled with the driving unit, the compensation unit and the first storage capacitor and is used for determining whether to reset the driving unit control signal and the liquid crystal capacitor storage potential according to a second control signal.
Description
[technical field]
The invention relates to a kind of image element circuit, in particular to a kind of image element circuit being applied to liquid crystal indicator.
[background technology]
Current display device is in order to there be better display effect, the resolution of numerous and confused raising display device and picture update rate, so by order to have higher picture update rate, pixel cell in display device opens the time shorten of charging, charge frequency uprises, and due to the liquid crystal capacitance of pixel cell when charging, the electric field frequency experienced exceeds characteristic frequency time, the capacitance of liquid crystal capacitance can reduce because dielectric coefficient diminishes, when stable state is got back in liquid crystal capacitance closedown, the electric field frequency that liquid crystal capacitance is experienced reduces, therefore the capacitance of liquid crystal capacitance can increase, and now liquid crystal capacitance can cause the voltage drop of liquid crystal capacitance because of charge conservation theorem, and then cause display brightness to lose.The normal luminance loss compensating liquid crystal capacitance with storage capacitors in known display device, so in the display device such as blue phase liquid crystal (Blue Phase LC) display device, ferroelectric liquid crystals (Ferroelectric LC) display device that operating frequency is high, in order to effective compensation liquid crystal capacitance, its storage capacitors need have larger amounts of stored charge, and then needs to occupy the larger hardware area of display device and cost.
[summary of the invention]
In order to solve above-mentioned shortcoming, the present invention proposes a kind of image element circuit embodiment, and it comprises liquid crystal capacitance, the first storage capacitors, driver element, compensating unit and reset cell.Liquid crystal capacitance has a first end and one second end, the second end of liquid crystal capacitance and a common mode voltage electric property coupling; First storage capacitors has a first end and one second end, the second end of the first storage capacitors and one first low voltage potential electric property coupling; The first end electric property coupling of driver element and liquid crystal capacitance, driver element is in order to determine whether make liquid crystal capacitance store a display current potential according to a driver element control signal; Compensating unit and driver element electric property coupling are in order to determine whether compensation drive unit control signal according to one first control signal; Reset cell and driver element, compensating unit and the first storage capacitors electric property coupling are the voltage potentials in order to determine whether to reset the first end of driver element control signal and liquid crystal capacitance according to one second control signal.
In other embodiments of the invention, driver element more comprises the first transistor, the first transistor has a first end, one second end and a control end, the first end of the first transistor receives an electric potential signal, the control end of the first transistor and the first end electric property coupling of the first storage capacitors, in order to receive driver element control signal, the second end of the first transistor and the first end electric property coupling of liquid crystal capacitance.
In other embodiments of the invention, this compensating unit more comprises transistor seconds and third transistor.Transistor seconds has a first end, one second end and a control end, second end of transistor seconds and the first end of control end electric property coupling first storage capacitors, third transistor has a first end, one second end and a control end, the first end of third transistor receives a display data signal, the control end of third transistor receives the first control signal, second end of third transistor and the first end electric property coupling of transistor seconds, the first control signal is one n-th grade of grid control signal.
In other embodiments of the invention, reset cell more comprises the 4th transistor, it has a first end, one second end and a control end, the first end of the 4th transistor receives one first high voltage potential, the control end of the 4th transistor receives the second control signal, second end of the 4th transistor and the first end electric property coupling of the first storage capacitors, the second control signal is one (n-1)th grade of grid control signal.
In the embodiment stated on the invention, third transistor is used to the closedown of one first period, 4th transistor is used to the unlatching of the first period, be the first high voltage potential to reset driver element control signal, the first transistor is used to the unlatching of the first period, with the electric potential signal through one second low voltage potential, the first end resetting liquid crystal capacitance is the second low voltage potential; 4th transistor is used to the closedown of one second period, and third transistor and transistor seconds are used to the unlatching of one second period, to make the voltage of the first end of the first storage capacitors by the current potential charge/discharge of the first high voltage potential according to display display data signal; Electric potential signal was used to for one the 3rd period provides one second high voltage potential, and the first transistor is used to the current potential of the 3rd period according to the first end of the control of Electric potentials liquid crystal capacitance of the first storage capacitors.
In another embodiment of the invention, image element circuit more comprises a display data signal input block, with reset cell electric property coupling, is in order to determine whether export a display data signal according to one n-th grade of grid control signal.
In another embodiment of the invention, this driver element comprises the first transistor, it has a first end, one second end and a control end, the first end of the first transistor and reset cell and compensating unit electric property coupling, the control end of the first transistor be receive driver element control signal and with compensating unit electric property coupling, the second end of the first transistor and the first end electric property coupling of liquid crystal capacitance.
In another embodiment of the invention, this reset cell more comprises transistor seconds, third transistor and the 4th transistor, transistor seconds has a first end, one second end and a control end, the first end of transistor seconds and one first high voltage potential electric property coupling, the control end of transistor seconds is in order to receive the second control signal, second end of transistor seconds and the first end of the first transistor and compensating unit electric property coupling, third transistor has a first end, one second end and a control end, the first end of third transistor and the first end electric property coupling of display data signal input block and the first storage capacitors, the control end of third transistor is in order to receive the first control signal, second end of third transistor and the first low voltage potential electric property coupling, 4th transistor has a first end, one second end and a control end, the first end of the 4th transistor and the first end electric property coupling of liquid crystal capacitance, the control end of the 4th transistor is in order to receive the first control signal, second end of the 4th transistor and the first low voltage potential electric property coupling.
In another embodiment of the invention, compensating unit more comprises the 5th transistor, it has a first end, one second end and a control end, second end electric property coupling of the first end of the 5th transistor and the first end of the first transistor and transistor seconds, second end of the 5th transistor and the control end of the first transistor and display data signal input block electric property coupling, the control end of the 5th transistor is in order to receive the first control signal.
In another embodiment of the invention, display data signal input block comprises the 6th transistor and the second storage capacitors, 6th transistor, it has a first end, one second end and a control end, the first end of the 6th transistor is in order to receive display data signal, the first end electric property coupling of the second end of the 6th transistor and the first end of third transistor and the first storage capacitors, the control end of the 6th transistor is in order to receive n-th grade of grid control signal, second storage capacitors has a first end and one second end, the first end of the second storage capacitors and the second end electric property coupling of the 6th transistor, second end of the second storage capacitors and the second end electric property coupling of the 5th transistor.
In another above-mentioned embodiment of the present invention, 6th transistor is used to the closedown of one first period, third transistor and the 4th transistor are used to the unlatching of the first period, storing current potential with one of the first end and the first storage capacitors that reset liquid crystal capacitance is the first low voltage potential, transistor seconds and the 5th transistor were opened in the first period, were one second high voltage potential to reset driver element control signal; Transistor seconds and the 6th transistor are used to the closedown of one second period, third transistor, the 4th transistor and the 5th transistor are used to the unlatching of one second period, are discharged to a bucking voltage current potential to make driver element control signal by the second high voltage potential; 6th transistor is used to the unlatching of one the 3rd period, transistor seconds, third transistor, the 4th transistor and the 5th transistor are used to the closedown of the 3rd period, to make the voltage of the first end of the second storage capacitors by the current potential charge/discharge of the first low voltage potential according to display data signal, the current potential of driver element control signal is by the current potential charge/discharge of bucking voltage current potential according to display data signal; Third transistor, the 4th transistor, the 5th transistor and the 6th transistor are used to the closedown of one the 4th period, transistor seconds be used to the 4th the period open, with make the first transistor be used to the 4th period according to the current potential of driver element control signal make liquid crystal capacitance store display voltage potential.
Combine the above, due to liquid crystal capacitance of the present invention and non-immediate charge according to the grid control signal when level, therefore can not because of high picture update rate under causing liquid crystal capacitance to operate in high-frequency, display device and then the magnitude of voltage not needing the storage capacitors of high power capacity to carry out sub LCD electric capacity to remain stable, effectively reduce the consumption of hardware area and manufacturing cost.
For above and other object of the present invention, feature and advantage can be become apparent, preferred embodiment cited below particularly also coordinates institute's accompanying drawings to be described below in detail.
[accompanying drawing explanation]
Fig. 1 is the embodiment schematic diagram of display device.
Fig. 2 A is image element circuit embodiment one schematic diagram of the present invention.
Fig. 2 B is image element circuit embodiment one time diagram of the present invention.
Fig. 3 A is image element circuit embodiment two schematic diagram of the present invention.
Fig. 3 B is image element circuit embodiment two time diagram of the present invention.
Fig. 4 A is image element circuit embodiment three schematic diagram of the present invention.
Fig. 4 B is image element circuit embodiment three time diagram of the present invention.
Fig. 5 is image element circuit method of operating step schematic diagram of the present invention.
[symbol description]
10 display device
11 time schedule controllers
12 data drivers
13 gate drivers
14 pixels
121 data lines
131 gate lines
21 driver elements
22 display data signal input blocks
31 driver elements
32 reset cells
33 compensating units
41 driver elements
42 reset cells
43 compensating units
44 display data signal input blocks
T21, T22, T31, T32, T33, T34, T41, T42, T43, T44, T45, T46 transistor
T1, T11, T2, T3, T4 period
S1, S2 control signal
G [n] n-th grade of grid control signal
G [n-1] (n-1)th grade of grid control signal
DATA display data signal
C
lCliquid crystal capacitance
C
sTstorage capacitors
C
sT1first storage capacitors
C
sT2second storage capacitors
V
dDfirst high voltage potential
V
gdriver element control signal
V
s[n] n-th grade of electric potential signal
GND first low voltage potential
V
cOMcommon mode voltage
V
dATAdisplay voltage potential
[embodiment]
Refer to Fig. 1, Fig. 1 is the embodiment of display device 10, display device 10 comprises time schedule controller 11, data driver 12 with door gate drivers 13, data driver 12 is through multiple data line 121 and multiple pixel 14 electric property coupling, gate drivers 13 is through multiple gate line 131 and multiple pixel 14 electric property coupling, wherein, display device 10 is in order to send multiple display data signal DATA to data driver 12 through time schedule controller 11, time schedule controller 11 also control gate driver 13 exports grid control signal in the correct time, to drive multiple pixels 14 of electric property coupling, driven multiple pixel 14 can receive multiple display data signal DATA by multiple data line 121.
Refer to Fig. 2 A, Fig. 2 A is image element circuit embodiment one schematic diagram of the present invention, and pixel 14 comprises driver element 21, display data signal input block 22, first storage capacitors C
sT1, liquid crystal capacitance C
lCand storage capacitors C
sT.Display data signal input block 22 comprises transistor T21, it has first end, the second end and control end, the first end of transistor T21 be in order to data line 121 electric property coupling to receive display data signal DATA, the control end of transistor T21 and gate line 131 electric property coupling, be receive n-th grade of grid control signal G [n], transistor T21 is the second end in order to determine whether to be sent to by display data signal DATA transistor T21 according to n-th grade of grid control signal G [n].First storage capacitors C
sT1there is first end and the second end, the first storage capacitors C
sT1first end and the second end electric property coupling of transistor T21, the first storage capacitors C
sT1the second end and the first low voltage potential GND electric property coupling, when display data signal DATA is sent to second end of transistor T21, the first storage capacitors C
sT1in order to store the magnitude of voltage of display data signal DATA.Driver element 21 comprises transistor T22, and transistor T22 is the framework of source follower (Source Follower), and transistor T22 has first end, the second end and control end, and the first end of transistor T22 receives n-th grade of electric potential signal V
s[n], the control end of transistor T22 and the first storage capacitors C
sT1first end electric property coupling, be receive a driver element control signal V
g, wherein, driver element control signal V
gbe the first storage capacitors C
sT1the magnitude of voltage of first end.Liquid crystal capacitance C
lCthere is first end and the second end, liquid crystal capacitance C
lCfirst end and the second end electric property coupling of transistor T22, liquid crystal capacitance C
lCthe second end then with common mode voltage V
cOMelectric property coupling.Storage capacitors C
sTthere is first end and the second end, storage capacitors C
sTfirst end and the second end electric property coupling of transistor T22, storage capacitors C
sTthe second end and common mode voltage V
cOMelectric property coupling, storage capacitors C
sTin order at liquid crystal capacitance C
lCliquid crystal capacitance C is compensated when no longer carrying out the stable state of charging by transistor T22
lCthe voltage run off.
Refer to Fig. 2 B, Fig. 2 B includes n-th grade of grid control signal G [n], n-th grade of electric potential signal V
sthe sequential chart of [n] and display data signal DATA, the How It Works will coordinating Fig. 2 A and Fig. 2 B that image element circuit embodiment one is described below.
Period T11 in period T1 in fig. 2b, n-th grade of grid control signal G [n] is operating voltage current potential, this operating voltage current potential can be logic high voltage current potential, therefore transistor T21 for open, again with time display data signal DATA be have in order to display display voltage potential V
dATA, therefore at period T11 first storage capacitors C
sT1the display voltage potential V of display data signal DATA can be stored because transistor T21 opens
dATA.In addition, n-th grade of electric potential signal V
s[n] is a low voltage potential, such as, be the low voltage potential lower than the first low voltage potential GND, can by liquid crystal capacitance C through transistor T22
lCthe voltage of first end resets to n-th grade of electric potential signal V
sthe low voltage potential of [n].Then at period T2, n-th grade of grid control signal G [n] is low voltage potential, such as logic low-voltage current potential, n-th grade of electric potential signal V
s[n] is then for being greater than driver element control signal V
gthe high voltage potential of magnitude of voltage, transistor 21 is now closed because of n-th grade of grid control signal G [n], and due to n-th grade of electric potential signal V
s[n] is high voltage potential, and transistor T22 operates in saturation region, therefore the magnitude of voltage of transistor T22 control end i.e. driver element control signal V
gby liquid crystal capacitance C
lCand storage capacitors C
sTthe voltage of first end is charged to display voltage potential V
dATAdeduct transistor T22 critical voltage V
thT22magnitude of voltage, namely V
dATA-V
thT22magnitude of voltage, pixel 14 can according to V
dATA-V
thT22magnitude of voltage show display data signal DATA.
In the present embodiment, due to by the first storage capacitors C
sT1store display data signal DATA, therefore after n-th grade of grid control signal G [n] forbidden energy, still can continue liquid crystal capacitance C through transistor T22
lCcharge/discharge, liquid crystal capacitance C
lCdirectly can not be subject to the impact of n-th grade of grid control signal G [n], can effectively reduce liquid crystal capacitance C
lCthe situation that capacitance reduces is there is because electric field frequency is too high.
Then refer to Fig. 3 A, Fig. 3 A is image element circuit embodiment two of the present invention, and in the present embodiment, pixel 14 includes liquid crystal capacitance C
lC, the first storage capacitors C
sT1, storage capacitors C
sT, driver element 31, reset cell 32 and compensating unit 33, wherein, liquid crystal capacitance C
lCthere is first end and the second end, liquid crystal capacitance C
lCthe second end and common mode voltage V
cOMelectric property coupling, the first storage capacitors C
sT1there is first end and the second end, the first storage capacitors C
sT1the second end and the first low voltage potential GND electric property coupling, storage capacitors C
sTthere is first end and the second end, storage capacitors C
sTfirst end and liquid crystal capacitance C
lCfirst end electric property coupling, storage capacitors C
sTthe second end and common mode voltage V
cOMelectric property coupling, storage capacitors C
sTin order at liquid crystal capacitance C
lCliquid crystal capacitance C is compensated when no longer carrying out the stable state of charging by transistor T31
lCthe voltage run off.
Driver element 31 comprises transistor T31, and transistor T31 is the framework of source follower (SourceFollower), and transistor T31 has first end, the second end and control end, and the first end of transistor T31 receives n-th grade of electric potential signal V
s[n], the control end of transistor T31 and the first storage capacitors C
sT1first end electric property coupling, the control end of transistor T31 receives driver element control signal V
g, wherein, driver element control signal V
gbe the first storage capacitors C
sT1the magnitude of voltage of first end, and second end of transistor T31 and liquid crystal capacitance C
lCfirst end electric property coupling, driver element 31 is in order to according to driver element control signal V
gwhether determine to liquid crystal capacitance C
lCcharging.Reset cell 32 comprises transistor T32, and transistor T32 has first end, the second end and control end, and the first end of transistor T32 receives the first high voltage potential V
dD, the control end of transistor T32 is to receive (n-1)th grade of grid control signal G [n-1], second end of transistor T32 and the first storage capacitors C with gate line 131 electric property coupling with Fig. 1
sT1first end electric property coupling.Compensating unit 33 comprises transistor T33 and transistor T34, and transistor T33 has first end, the second end and control end, second end of second end of transistor T33 and control end and transistor T32 and the first storage capacitors C
sT1first end electric property coupling, transistor T34 has first end, the second end and control end, the first end of transistor T34 and data line 121 electric property coupling of Fig. 1 are to receive display data signal DATA, the control end of transistor T34 and gate line 131 electric property coupling of Fig. 1 to receive n-th grade of grid control signal G [n], second end of transistor T34 and the first end electric property coupling of transistor T33.
Refer to Fig. 3 B, Fig. 3 B includes (n-1)th grade of grid control signal G [n-1], n-th grade of grid control signal G [n], n-th grade of electric potential signal V
sthe sequential chart of [n] and display data signal DATA, below and coordinate Fig. 3 A and Fig. 3 B so that the How It Works of image element circuit embodiment two to be described.
First period T1 in figure 3b, (n-1)th grade of grid control signal G [n-1] is operating voltage current potential, and this operating voltage current potential can be logic high voltage current potential, and n-th grade of grid control signal G [n] is low voltage potential, can be logic low-voltage current potential, n-th grade of electric potential signal V
s[n] is a low voltage potential, such as, be the low voltage potential lower than the first low voltage potential GND, and therefore now transistor T32 is for opening, and transistor T34 is closedown, and because transistor T32 is for opening, therefore the first storage capacitors C
sT1the magnitude of voltage of first end be charged to the first high voltage V
dDmagnitude of voltage, namely driver element control signal V
gthe first high voltage V is promoted to by transistor T32 at period T1
dDmagnitude of voltage, liquid crystal capacitance C
lCand storage capacitors C
sTfirst end then by n-th grade of electric potential signal V
s[n] resets to n-th grade of electric potential signal V
sthe low voltage potential of [n].Then when period T2, (n-1)th grade of grid control signal G [n-1] is low voltage potential, and n-th grade of grid control signal G [n] is high voltage potential, n-th grade of electric potential signal V
s[n] is low voltage potential, and display data signal DATA has the display voltage potential V in order to display
dATA, therefore transistor T32 is for closing, and transistor T34 is unlatching, and due to the first high voltage V
dDmagnitude of voltage be greater than display voltage potential V
dATA, therefore electric current is flowed from second end of transistor T32 toward the direction of transistor T34, driver element control signal V
gmagnitude of voltage therefore and by the first high voltage V
dDmagnitude of voltage be pulled down to display voltage potential V
dATAadd transistor T33 critical voltage V
thT33magnitude of voltage, namely V
g=V
dATA+ V
thT33.At period T3, (n-1)th grade of grid control signal G [n-1] is low voltage potential, and n-th grade of grid control signal G [n] is low voltage potential, n-th grade of electric potential signal V
s[n] is high voltage potential, now due to driver element control signal V
gmagnitude of voltage be V
dATA+ V
thT33, n-th grade of electric potential signal V again
s[n] is for being greater than driver element control signal V
gthe high voltage potential of magnitude of voltage, therefore transistor T31 now operates in saturation region and its critical voltage is V
thT31, therefore liquid crystal capacitance C
lCfirst end be charged to V
dATA+ V
thT33-V
thT31magnitude of voltage.
In the present embodiment, due to by the first storage capacitors C
sT1store display data signal DATA, therefore liquid crystal capacitance C
lCdirectly can not be subject to the impact of n-th grade of grid control signal G [n], can effectively reduce liquid crystal capacitance C
lCthe situation that capacitance reduces is there is because electric field frequency is too high.In addition, in the present embodiment, as the critical voltage V of transistor T31
thT31with the critical voltage V of transistor T33
thT33time identical or close, when namely transistor T31 has identical element characteristic with transistor T33, liquid crystal capacitance C
lCthe magnitude of voltage stored is display voltage potential V
dATA, pixel 14 more can directly with liquid crystal capacitance C
lCstored display voltage potential V
dATAcorrect display, for the data of display, can reduce because the element characteristic in pixel 14 is different and cause the situations such as display data signal DATA brightness decay to occur.
Then refer to Fig. 4 A, Fig. 4 A is image element circuit embodiment three of the present invention, and in the present embodiment, pixel 14 includes liquid crystal capacitance C
lC, the first storage capacitors C
sT1, storage capacitors C
sT, driver element 41, reset cell 42, compensating unit 43 and display data signal input block 44, wherein, liquid crystal capacitance C
lCthere is first end and the second end, liquid crystal capacitance C
lCthe second end and common mode voltage V
cOMelectric property coupling, the first storage capacitors C
sT1there is first end and the second end, the first storage capacitors C
sT1the second end and the first low voltage potential GND electric property coupling, storage capacitors C
sTthere is first end and one second end, storage capacitors C
sTfirst end and liquid crystal capacitance C
lCfirst end electric property coupling, storage capacitors C
sTthe second end and common mode voltage V
cOMelectric property coupling, storage capacitors C
sTin order at liquid crystal capacitance C
lCliquid crystal capacitance C is compensated when no longer carrying out the stable state of charging by transistor T41
lCthe voltage run off.
Driver element 41 includes transistor T41, transistor T41 is the framework of source follower (Source Follower), transistor T41 has first end, the second end and control end, the first end of transistor T41 and reset cell 42 and compensating unit 43 electric property coupling, the control end of transistor T41 receives driver element control signal V
gand with compensating unit 43 electric property coupling, second end of transistor T41 and liquid crystal capacitance C
lCfirst end electric property coupling.
Reset cell 42 comprises transistor T42, transistor T43 and transistor T44, and transistor T42 has first end, the second end and control end, the first end of transistor T42 and the first high voltage potential V
dDelectric property coupling, the control end reception control signal S1 of transistor T42, second end of transistor T42 and the first end of transistor T41 and compensating unit 43 electric property coupling, transistor T43 has first end, the second end and control end, the first end of transistor T43 and display data signal input block 44 and the first storage capacitors C
sT1first end electric property coupling, the control end reception control signal S2 of transistor T43, second end of transistor T43 and the first storage capacitors C
sT1the second end and the first low voltage potential GND electric property coupling, transistor T44 has first end, the second end and control end, the first end of transistor T44 and liquid crystal capacitance C
lCfirst end electric property coupling, the control end reception control signal S2 of transistor T44, second end of transistor T44 and the first storage capacitors C
sT1the second end and the first low voltage potential GND electric property coupling.
Compensating unit 43 comprises transistor T45, it has first end, the second end and control end, the second end electric property coupling of the first end of transistor T45 and the first end of transistor T41 and transistor T42, second end of transistor T45 and the control end of transistor T41 and display data signal input block 44 electric property coupling, the control end of transistor T45 is in order to reception control signal S2.
Display data signal input block 44 comprises transistor T46 and the second storage capacitors C
sT2, transistor T46 has first end, the second end and control end, the first end of transistor T46 and data line 121 electric property coupling of Fig. 1 to receive display data signal DATA, second end of transistor T46 and the first end of transistor T43 and the first storage capacitors C
sT1first end electric property coupling, the control end of transistor T46 is to receive n-th grade of grid control signal G [n], the second storage capacitors C in order to gate line 131 electric property coupling with Fig. 1
sT2there is first end and the second end, the second storage capacitors C
sT2be electrically coupled to the first storage capacitors C
sT1and between transistor T45, the second storage capacitors C
sT2first end and the second end electric property coupling of transistor T46, the second storage capacitors C
sT2the second end and the second end electric property coupling of transistor T45, the second storage capacitors C
sT2the second end magnitude of voltage and be aforesaid driver element control signal V
gmagnitude of voltage.
Refer to Fig. 4 B, Fig. 4 B includes the sequential chart of n-th grade of grid control signal G [n], control signal S1, control signal S2 and display data signal DATA, below and coordinate Fig. 4 A and Fig. 4 B so that the How It Works of image element circuit embodiment three to be described.
First in Fig. 4 B period T1, control signal S1 and control signal S2 is high voltage potential, this high voltage potential can be logic high voltage current potential, n-th grade of grid control signal G [n] is low voltage potential, this low voltage potential can be logic low-voltage current potential, therefore transistor T42, transistor T43, transistor T44 and transistor T45 are for opening, and transistor T46 is for closing, and second end of transistor T42 is because transistor T42 is unlatching and be the first high voltage potential V
dDmagnitude of voltage, transistor T45 is for unlatching and by driver element control signal V
greset to a little less than the first high voltage potential V
dDthe second high voltage potential V
gH, in addition, because transistor T43 and transistor T44 is for opening, therefore the first storage capacitors C
sT1first end, the second storage capacitors C
sT2first end, storage capacitors C
sTfirst end and liquid crystal capacitance C
lCfirst end to be reset be the first low voltage potential GND.Then at period T2, control signal S1 is low voltage potential, this low voltage potential can be logic low-voltage current potential, control signal S2 is high voltage potential, n-th grade of grid control signal G [n] is low voltage potential, transistor T42 and transistor T46 is for closing, and transistor T43, transistor T44 and transistor T45 are unlatching, driver element control signal V
gmagnitude of voltage via transistor T45, transistor T41 and transistor T44 by the second high voltage potential V
gHelectric discharge is a bucking voltage current potential, i.e. the critical voltage V of transistor T41
thT41magnitude of voltage, in addition, transistor T43 and transistor T44 still for open, therefore the first storage capacitors C
sT1first end, the second storage capacitors C
sT2first end, storage capacitors C
sTfirst end and liquid crystal capacitance C
lCfirst end to be still reset be the first low voltage potential GND.When period T3, first control signal S1 is low voltage potential, second control signal S2 is low voltage potential, n-th grade of grid control signal G [n] is high voltage potential, this high voltage potential can be logic high voltage current potential, and display data signal DATA has the display voltage potential V in order to display
dATA, transistor T46 is for opening, and transistor T42, transistor T43, transistor T44, transistor T45 are closedown, now the first storage capacitors C
sT1the magnitude of voltage of first end be display voltage potential V because transistor T46 opens
dATA, and the second storage capacitors C
sT2the voltage potential of the second end because the second storage capacitors C
sT2coupling and by critical voltage V
thT41be promoted to V
thT41+ V
dATAmagnitude of voltage, namely driver element control signal V
gmagnitude of voltage be promoted to V
thT41+ V
dATA.Then when time T4, first control signal S1 is high voltage potential, second control signal S2 is low voltage potential, n-th grade of grid control signal G [n] is low voltage potential, transistor T42 opens, transistor T43, transistor T44, transistor T45 and transistor T46 are for closing, and therefore the magnitude of voltage of transistor T41 first end is for being greater than driver element control signal V
gthe first high voltage potential V
dD, therefore transistor T41 operates in saturation region, makes driver element control signal V
gto liquid crystal capacitance C
lCcharging, and due to driver element control signal V
gv is compensated for as at period T3
thT41+ V
dATAmagnitude of voltage, therefore driver element control signal V
gvia transistor T41 to liquid crystal capacitance C
lCduring charging, the critical voltage V of transistor T41 own
thT41pressure drop make liquid crystal capacitance C
lCfirst end fill for V
thT41+ V
dATA-V
thT41magnitude of voltage, namely show voltage potential V
dATAmagnitude of voltage.
In the present embodiment, due to by the first storage capacitors C
sT1store display data signal DATA, therefore liquid crystal capacitance C
lCdirectly can not be subject to the impact of n-th grade of grid control signal G [n], can effectively reduce liquid crystal capacitance C
lCthere is the situation that capacitance reduces because electric field frequency is too high, in addition, in the present embodiment, more can not consider the characteristic of other elements and the critical voltage V of direct compensation transistor T41
thT41, make pixel 14 can directly with liquid crystal capacitance C
lCstored display voltage potential V
dATAcorrect display, for the data of display, reduces and to cause because the element characteristic in pixel 14 is different display data signal DATA brightness decay or the situation such as inconsistent to occur.
According to above-mentioned content, the present invention more can converge whole go out image element circuit method of operating, please refer to Fig. 5, its step comprises: utilize reset cell to make liquid crystal capacitance C
lCreset to low voltage potential (step 501); Then compensating unit compensation drive unit control signal V is utilized
g(step 502); Make the first storage capacitors store current potential, store current potential and be associated (step 503) with above-mentioned display data signal; Utilize driver element control signal V
gmake liquid crystal capacitance C
lCstore display current potential, this display current potential is associated (step 504) with this display data signal.
Although the present invention discloses as above with embodiment; so itself and be not used to limit the present invention, anyly have the knack of this operator, without departing from the spirit and scope of the present invention; when a little change and retouching can be done, therefore protection scope of the present invention when depending on after pay the claim person of defining be as the criterion.
Claims (11)
1. an image element circuit, is characterized in that, it comprises:
One liquid crystal capacitance, it has a first end and one second end, this second end of this liquid crystal capacitance and a common mode voltage electric property coupling;
One first storage capacitors, it has a first end and one second end, this second end of this first storage capacitors and one first low voltage potential electric property coupling;
One driver element, with this first end electric property coupling of this liquid crystal capacitance, this driver element is the display current potential stored in order to control this liquid crystal capacitance according to a driver element control signal;
One compensating unit, with this driver element electric property coupling, in order to compensate this driver element control signal according to one first control signal; And
One reset cell, this driver element of electric property coupling, this compensating unit and this first storage capacitors, in order to reset the voltage potential of this first end of this driver element control signal and this liquid crystal capacitance according to one second control signal.
2. image element circuit as claimed in claim 1, it is characterized in that, this driver element more comprises:
One the first transistor, it has a first end, one second end and a control end, this first end of this first transistor receives an electric potential signal, this control end of this first transistor and this first end electric property coupling of this first storage capacitors, in order to receive this driver element control signal, this second end of this first transistor and this first end electric property coupling of this liquid crystal capacitance.
3. image element circuit as claimed in claim 2, it is characterized in that, this compensating unit more comprises:
One transistor seconds, it has a first end, one second end and a control end, this second end of this transistor seconds and this first end of this this first storage capacitors of control end electric property coupling; And
One third transistor, it has a first end, one second end and a control end, this first end of this third transistor receives a display data signal, this control end of this third transistor receives this first control signal, this the second end of this third transistor and this first end electric property coupling of this transistor seconds, this first control signal is one n-th grade of grid control signal.
4. image element circuit as claimed in claim 3, it is characterized in that, this reset cell more comprises:
One the 4th transistor, it has a first end, one second end and a control end, this first end of 4th transistor receives one first high voltage potential, this control end of 4th transistor receives this second control signal, this second end of 4th transistor and this first end electric property coupling of this first storage capacitors, this second control signal is one (n-1)th grade of grid control signal.
5. image element circuit as claimed in claim 4, it is characterized in that, this third transistor (t34) is used to the closedown of one first period, 4th transistor is used to the unlatching of this first period, be this first high voltage potential to reset this driver element control signal, this the first transistor is used to the unlatching of this first period, with this electric potential signal through one second low voltage potential, resets this first end of this liquid crystal capacitance for this second low voltage potential; 4th transistor is used to the closedown of one second period, this third transistor and this transistor seconds are used to the unlatching of this second period, to make the voltage of this first end of this first storage capacitors by the current potential charge/discharge of this first high voltage potential according to this display display data signal; This electric potential signal was used to for one the 3rd period provides one second high voltage potential, and this first transistor is used to the current potential of the 3rd period according to this first end of this liquid crystal capacitance of control of Electric potentials of this first storage capacitors.
6. image element circuit as claimed in claim 1, it is characterized in that, this image element circuit more comprises:
One display data signal input block, with this reset cell electric property coupling, in order to determine whether export a display data signal according to one n-th grade of grid control signal.
7. image element circuit as claimed in claim 6, it is characterized in that, this driver element comprises:
One the first transistor, it has a first end, one second end and a control end, this first end of this first transistor and this reset cell and this compensating unit electric property coupling, this control end of this first transistor be receive this driver element control signal and with this compensating unit electric property coupling, this second end of this first transistor and this first end electric property coupling of this liquid crystal capacitance.
8. image element circuit as claimed in claim 7, it is characterized in that, this reset cell more comprises:
One transistor seconds, it has a first end, one second end and a control end, this first end of this transistor seconds and one first high voltage potential electric property coupling, this control end of this transistor seconds in order to receive this second control signal, this second end of this transistor seconds and this first end of this first transistor and this compensating unit electric property coupling;
One third transistor, it has a first end, one second end and a control end, this first end of this third transistor and this first end electric property coupling of this display data signal input block and this first storage capacitors, this control end of this third transistor in order to receive this first control signal, this second end of this third transistor and this first low voltage potential electric property coupling; And
One the 4th transistor, it has a first end, one second end and a control end, this first end of 4th transistor and this first end electric property coupling of this liquid crystal capacitance, this control end of 4th transistor in order to receive this first control signal, this second end of the 4th transistor and this first low voltage potential electric property coupling.
9. image element circuit as claimed in claim 8, it is characterized in that, this compensating unit more comprises:
One the 5th transistor, it has a first end, one second end and a control end, this the second end electric property coupling of this first end of 5th transistor and this first end of this first transistor and this transistor seconds, this the second end of the 5th transistor and this control end of this first transistor and this display data signal input block electric property coupling, this control end of the 5th transistor is in order to receive this first control signal.
10. image element circuit as claimed in claim 9, it is characterized in that, this display data signal input block comprises:
One the 6th transistor, it has a first end, one second end and a control end, this first end of 6th transistor is in order to receive this display data signal, this first end electric property coupling of this second end of 6th transistor and this first end of third transistor and this first storage capacitors, this control end of the 6th transistor is in order to receive this n-th grade of grid control signal; And
One second storage capacitors, it has a first end and one second end, this first end of this second storage capacitors and this second end electric property coupling of the 6th transistor, this second end of this second storage capacitors and this second end electric property coupling of the 5th transistor.
11. image element circuits as claimed in claim 10, it is characterized in that, 6th transistor is used to the closedown of one first period, this third transistor and the 4th transistor are used to the unlatching of this first period, current potential is stored for this first low voltage potential with one of this first end and this first storage capacitors of resetting this liquid crystal capacitance, this transistor seconds and the 5th transistor were opened in this first period, were one second high voltage potential to reset this driver element control signal; This transistor seconds and the 6th transistor are used to the closedown of one second period, this third transistor, the 4th transistor and the 5th transistor are used to the unlatching of this second period, are discharged to a bucking voltage current potential to make this driver element control signal by this second high voltage potential; 6th transistor is used to the unlatching of one the 3rd period, this transistor seconds, this third transistor, the 4th transistor and the 5th transistor are used to the closedown of the 3rd period, to make the voltage of this first end of this second storage capacitors by the current potential charge/discharge of this first low voltage potential according to this display data signal, the current potential of this driver element control signal is by the current potential charge/discharge of this bucking voltage current potential according to this display data signal; This third transistor, the 4th transistor, the 5th transistor and the 6th transistor are used to the closedown of one the 4th period, this transistor seconds was used to for the 4th period and opens, and was used to for the 4th period makes this liquid crystal capacitance store this display voltage potential according to the current potential of this driver element control signal to make this first transistor.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710811797.7A CN107393498B (en) | 2015-06-03 | 2015-07-24 | Pixel circuit |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW104118027 | 2015-06-03 | ||
| TW104118027A TWI544266B (en) | 2015-06-03 | 2015-06-03 | Pixel circuit |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710811797.7A Division CN107393498B (en) | 2015-06-03 | 2015-07-24 | Pixel circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104978940A true CN104978940A (en) | 2015-10-14 |
| CN104978940B CN104978940B (en) | 2017-10-13 |
Family
ID=54275400
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710811797.7A Active CN107393498B (en) | 2015-06-03 | 2015-07-24 | Pixel circuit |
| CN201510442260.9A Active CN104978940B (en) | 2015-06-03 | 2015-07-24 | Pixel circuit |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710811797.7A Active CN107393498B (en) | 2015-06-03 | 2015-07-24 | Pixel circuit |
Country Status (2)
| Country | Link |
|---|---|
| CN (2) | CN107393498B (en) |
| TW (1) | TWI544266B (en) |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105679264A (en) * | 2015-11-27 | 2016-06-15 | 友达光电股份有限公司 | Pixel driving circuit and driving method thereof |
| CN106652935A (en) * | 2016-10-18 | 2017-05-10 | 友达光电股份有限公司 | Display control circuit and operation method thereof |
| CN106782359A (en) * | 2016-10-18 | 2017-05-31 | 友达光电股份有限公司 | Display control circuit and operation method thereof |
| CN107170421A (en) * | 2017-05-16 | 2017-09-15 | 友达光电股份有限公司 | Pixel driving circuit |
| CN112071275A (en) * | 2020-09-28 | 2020-12-11 | 成都中电熊猫显示科技有限公司 | Pixel driving circuit and method and display panel |
| CN112863435A (en) * | 2019-11-12 | 2021-05-28 | 乐金显示有限公司 | Electroluminescent display panel with pixel driving circuit |
| WO2021169044A1 (en) * | 2020-02-27 | 2021-09-02 | 深圳市华星光电半导体显示技术有限公司 | Blue-phase liquid crystal pixel circuit, driving method therefor, and display device |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI685833B (en) * | 2018-06-27 | 2020-02-21 | 友達光電股份有限公司 | Pixel circuit |
| TWI712021B (en) * | 2019-05-08 | 2020-12-01 | 友達光電股份有限公司 | Pixel circuit capable of adjusting pulse width of driving current and related display panel |
| CN111312187A (en) * | 2020-03-05 | 2020-06-19 | 深圳市华星光电半导体显示技术有限公司 | Pixel driving circuit, driving method thereof and liquid crystal display panel |
| US11062671B1 (en) | 2020-03-05 | 2021-07-13 | Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd. | Pixel driving circuit, driving method thereof and liquid crystal display panel |
| TWI731697B (en) * | 2020-05-26 | 2021-06-21 | 友達光電股份有限公司 | Pixel driving circuit |
Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101211040A (en) * | 2006-12-27 | 2008-07-02 | 财团法人工业技术研究院 | Display components pixel structure and its drive method |
| CN101452168A (en) * | 2007-12-06 | 2009-06-10 | 奇美电子股份有限公司 | LCD and liquid crystal display board thereof |
| CN101900916A (en) * | 2009-05-25 | 2010-12-01 | 瀚宇彩晶股份有限公司 | Pixel structure, driving circuit and driving method of display device |
| CN102290023A (en) * | 2010-08-13 | 2011-12-21 | 友达光电股份有限公司 | Memory circuit, display device provided with pixel memory and driving method thereof |
| US20120154380A1 (en) * | 2010-12-16 | 2012-06-21 | Samsung Mobile Display Co., Ltd. | Pixel circuit, device and method for displaying stereoscopic image |
| CN103106866A (en) * | 2011-11-15 | 2013-05-15 | 群康科技(深圳)有限公司 | Display device |
| US20130222218A1 (en) * | 2009-01-16 | 2013-08-29 | Samsung Display Co., Ltd. | Display panel, method of driving the display panel and display apparatus for performing the same |
| CN104050940A (en) * | 2014-03-12 | 2014-09-17 | 友达光电股份有限公司 | pixel circuit of liquid crystal display and control method thereof |
| CN104167167A (en) * | 2013-05-17 | 2014-11-26 | 友达光电股份有限公司 | Pixel circuit, driving method thereof and display apparatus |
-
2015
- 2015-06-03 TW TW104118027A patent/TWI544266B/en active
- 2015-07-24 CN CN201710811797.7A patent/CN107393498B/en active Active
- 2015-07-24 CN CN201510442260.9A patent/CN104978940B/en active Active
Patent Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101211040A (en) * | 2006-12-27 | 2008-07-02 | 财团法人工业技术研究院 | Display components pixel structure and its drive method |
| CN101452168A (en) * | 2007-12-06 | 2009-06-10 | 奇美电子股份有限公司 | LCD and liquid crystal display board thereof |
| US20130222218A1 (en) * | 2009-01-16 | 2013-08-29 | Samsung Display Co., Ltd. | Display panel, method of driving the display panel and display apparatus for performing the same |
| CN101900916A (en) * | 2009-05-25 | 2010-12-01 | 瀚宇彩晶股份有限公司 | Pixel structure, driving circuit and driving method of display device |
| CN102290023A (en) * | 2010-08-13 | 2011-12-21 | 友达光电股份有限公司 | Memory circuit, display device provided with pixel memory and driving method thereof |
| US20120154380A1 (en) * | 2010-12-16 | 2012-06-21 | Samsung Mobile Display Co., Ltd. | Pixel circuit, device and method for displaying stereoscopic image |
| CN103106866A (en) * | 2011-11-15 | 2013-05-15 | 群康科技(深圳)有限公司 | Display device |
| CN104167167A (en) * | 2013-05-17 | 2014-11-26 | 友达光电股份有限公司 | Pixel circuit, driving method thereof and display apparatus |
| CN104050940A (en) * | 2014-03-12 | 2014-09-17 | 友达光电股份有限公司 | pixel circuit of liquid crystal display and control method thereof |
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105679264A (en) * | 2015-11-27 | 2016-06-15 | 友达光电股份有限公司 | Pixel driving circuit and driving method thereof |
| CN106652935A (en) * | 2016-10-18 | 2017-05-10 | 友达光电股份有限公司 | Display control circuit and operation method thereof |
| CN106782359A (en) * | 2016-10-18 | 2017-05-31 | 友达光电股份有限公司 | Display control circuit and operation method thereof |
| CN106782359B (en) * | 2016-10-18 | 2019-05-10 | 友达光电股份有限公司 | display control circuit and operation method thereof |
| CN106652935B (en) * | 2016-10-18 | 2019-11-08 | 友达光电股份有限公司 | Display control circuit and operation method thereof |
| CN107170421A (en) * | 2017-05-16 | 2017-09-15 | 友达光电股份有限公司 | Pixel driving circuit |
| CN112863435A (en) * | 2019-11-12 | 2021-05-28 | 乐金显示有限公司 | Electroluminescent display panel with pixel driving circuit |
| CN112863435B (en) * | 2019-11-12 | 2024-04-09 | 乐金显示有限公司 | Electroluminescent display panel with pixel driving circuit |
| WO2021169044A1 (en) * | 2020-02-27 | 2021-09-02 | 深圳市华星光电半导体显示技术有限公司 | Blue-phase liquid crystal pixel circuit, driving method therefor, and display device |
| CN112071275A (en) * | 2020-09-28 | 2020-12-11 | 成都中电熊猫显示科技有限公司 | Pixel driving circuit and method and display panel |
Also Published As
| Publication number | Publication date |
|---|---|
| CN107393498B (en) | 2019-12-06 |
| CN104978940B (en) | 2017-10-13 |
| CN107393498A (en) | 2017-11-24 |
| TWI544266B (en) | 2016-08-01 |
| TW201643530A (en) | 2016-12-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104978940A (en) | Pixel circuit | |
| CN103928009B (en) | Grid electrode driver for narrow frame liquid crystal display | |
| US9729146B2 (en) | Gate driving circuit and display device having the same | |
| US9459730B2 (en) | Shift register unit, display device and driving method | |
| CN101944344B (en) | Grid drive circuit | |
| CN102109696B (en) | Liquid crystal display device having a plurality of pixel electrodes | |
| EA031969B1 (en) | Goa circuit and liquid crystal display device applied to liquid crystal displays | |
| US10937516B2 (en) | Shift register and driving method thereof, gate drive circuit and display device | |
| US11132934B2 (en) | Shift register unit comprising input circuit, output circuit, and first node control circuit, gate driving circuit, display device, and driving method | |
| CN103928007A (en) | GOA circuit and LCD device for LCD | |
| CN103680386A (en) | GOA circuit and displaying device for panel display | |
| CN105679242A (en) | Pixel circuit and driving method thereof | |
| CN103238177A (en) | Display device and drive method for same | |
| CN104091574A (en) | Shifting register, array substrate, display device and driving method of display device | |
| CN102402936B (en) | Gate drive circuit unit, gate drive circuit and display device | |
| US11127326B2 (en) | Shift register unit, method for driving shift register unit, gate drive circuit, and display device | |
| CN103761949A (en) | Circuit and method for driving gate | |
| US11217175B2 (en) | Pixel-driving circuit and method, and a display utilizing the same | |
| CN107909980A (en) | GOA circuits and the liquid crystal display device with the GOA circuits | |
| CN105632565A (en) | Shifting register and driving method thereof, gate drive circuit and display device | |
| CN103971654A (en) | Pixel circuit and driving method thereof | |
| CN103956146A (en) | Liquid crystal panel drive circuit, liquid crystal display device and drive method | |
| CN100430991C (en) | Method for eliminating remnant shadow of display unit | |
| KR20160022450A (en) | Method of driving display panel and display device performing the same | |
| CN112992094B (en) | GIP circuit driving method and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |