CN104978251A - Method for supporting single EEPROM to adjust driving capability of multiple driver chips - Google Patents

Method for supporting single EEPROM to adjust driving capability of multiple driver chips Download PDF

Info

Publication number
CN104978251A
CN104978251A CN201510367736.7A CN201510367736A CN104978251A CN 104978251 A CN104978251 A CN 104978251A CN 201510367736 A CN201510367736 A CN 201510367736A CN 104978251 A CN104978251 A CN 104978251A
Authority
CN
China
Prior art keywords
eeprom
chip
redriver
bus
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201510367736.7A
Other languages
Chinese (zh)
Inventor
唐传贞
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Inspur Electronic Information Industry Co Ltd
Original Assignee
Inspur Electronic Information Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inspur Electronic Information Industry Co Ltd filed Critical Inspur Electronic Information Industry Co Ltd
Priority to CN201510367736.7A priority Critical patent/CN104978251A/en
Publication of CN104978251A publication Critical patent/CN104978251A/en
Pending legal-status Critical Current

Links

Landscapes

  • Semiconductor Integrated Circuits (AREA)

Abstract

The invention provides a method for supporting a single EEPROM to adjust the driving capability of a plurality of driver chips, which relates to the field of servers and storage. When the system is powered on and started up each time, the software code in the EEPROM can automatically configure the driving capability of each driver chip. Therefore, the purpose of configuring a plurality of drivers by a single EEPROM is realized.

Description

A kind ofly support the method that single EEPROM regulates multiple Redriver chip drives ability
Technical field
The present invention relates to server and field of storage, particularly relate to a kind of method that single EEPROM regulates multiple Redriver chip drives ability of supporting.
Background technology
Along with the development of server and storage products, server and store more and more higher to the functional requirement of product, function quantity gets more and more.When product design, high speed signal is also more and more.Meanwhile, because client requires more and more harsher to product form, the product of various neomorph arises at the historic moment, now, just there will be a large amount of function signals direct interconnected time track lengths exceed the length of standard-required.Therefore, in order to make signal when incoming terminal equipment, signal quality can be guaranteed, and adopts and add Redriver chip in the middle of cabling, signal can be strengthened again after the loss of a segment distance.
In product design, single Redriver chip can not meet all signals usually, needs to strengthen all signals with many Redriver chips simultaneously.If multiple signal arrives same terminal device, and when cabling can not meet isometric requirement, the driving force of each pin position of Redriver chip can be adjusted by software code in editor EEPROM.Although this mode can improve the quality of signal, also can increase the consumption of eeprom chip, bring the increase of cost.
Summary of the invention
In order to solve this problem, the present invention proposes a kind of method that single EEPROM regulates multiple Redriver chip drives ability of supporting.
In order to save the quantity of chip, reduce costs, the present invention proposes: a kind ofly support the method for designing that single EEPROM regulates multiple Redriver chip drives ability.Adopt single EEPROM and multiple Redriver chip interconnect, when system boot, by the software code in adjustment EEPROM, configure the driving force of each pin of all Redriver chips.
The present invention proposes a kind of method for designing that single EEPROM regulates multiple Redriver chip drives ability of supporting.When high speed signal cabling exceeds the length of cabling standard-required, by increasing signal driving chip--Redriver chip strengthens signal intensity, when making signal walk out longer length, can ensure signal quality.When the signal wire of board overlength is too many, and when single redriver chip cannot meet the demands, need the quantity increasing redriver chip can both be guaranteed to the signal quality meeting all overlength signal wires.
Method in this paper is:
Multiple Redriver chip interconnect is got up and to connect with single eeprom chip, will be burnt in same EEPROM to the configuration information of multiple redriver chip; When each system electrification start, the software code in EEPROM can configure the driving force of each redriver chip automatically, strengthens each road signal.So, when the signal through Redriver chip arrives same terminal device, even if track lengths is different, also can guarantee that the signal quality that terminal receives is good
By interconnected for the I2C bus PIN of the I2C bus PIN of EEPROM and each Redriver chip, and I2C bus is connected on a total managing chip.
All address differences being connected to the equipment of I2C bus; When system boot runs, the configuration information in EEPROM can find the equipment of corresponding address according to different addresses, be then implanted in relevant device by configuration information; And the effect of managing chip is burnt in EEPROM by compiled software code, and can according to the test case of signal quality, the code of debugging change EEPROM under machine open state.
Like this, when multiple signal transmits at the same time, isometricly need not synchronously ensure all signal qualitys for signal wire must be walked again.Reduce layout difficulty by the method, reduce EEPROM quantity, reduce costs, improve the quality of products, shorten the R&D cycle, reduce costs.
Accompanying drawing explanation
Fig. 1 is: product P CIE link architecture figure;
Fig. 2 is: Redriver chip drives adjustment rack composition.
Embodiment
More detailed elaboration is carried out to content of the present invention below:
Composition graphs 1, Fig. 2 illustrate performing step, specific as follows:
1), as shown in Figure 1, with the PCIE link of standard, this service condition is described, common server, the PCIE link in CPU all can, when designing, be connected on PCIE slot, to meet different Client applications by the products such as storage;
Such as: client wishes on PCIE slot, equipment such as configuration video card or network interface card etc., but when the profile of board is different, on board, the track lengths of high speed signal is also not quite similar; When PCIE slot distance CPU is very far away, PCIE link from CPU to PCIE slot cabling exceed actual chips require length time, need Redriver chip on adding between CPU and PCIE slot to strengthen the quality of signal, signal can not distortion when arriving PCIE slot to make signal.
Due to the difference of PCIE bus number, a Redriver chip can not meet all signals sometimes.Therefore, the quantity that will increase Redriver is needed.
2) it is in order to same equipment communicates that, all PCIE signal are transferred to PCIE slot.Therefore, the consistance of the signal quality ensureing all arrival PCIE slots is needed.
In order to reach this object, adopt in two ways:
The first: all signal lead to be consistent cabling to PCIE slot, length is consistent, and routing layer is consistent; Then, the driving of all output signals of Redriver is fixed by the configuration PIN of Redriver consistent.Only in this way being only most probable keeps all signal qualitys identical.
The second: do not need strict management and control signal lead length and routing layer, only need increase eeprom chip, by software merit rating mode each pin position of Redriver chip can be configured to different drivings can, like this can according to measure actual signal quality, adjust accordingly.The second way can reduce the difficulty of layout greatly;
3), in order to reduce layout difficulty, and reduce costs as far as possible.An EEPROM is adopted to manage all Redriver chips.
As shown in Figure 2, by interconnected for the I2C bus PIN of the I2C bus PIN of EEPROM and each Redriver chip, and I2C bus is connected on a total managing chip, such as: CPU.
Ensure all address differences being connected to the equipment of I2C bus, this is necessary.Reason is: the software code in EEPROM is the configuration information different according to address assignment.When system boot runs, the configuration information in EEPROM can find the equipment of corresponding address according to different addresses, be then implanted in relevant device by configuration information.And the effect of CPU is burnt in EEPROM by compiled software code, and can according to the test case of signal quality, the code of debugging change EEPROM under machine open state.
To sum up, the difficulty in layout exploitation is reduced by the driving force of EEPROM configuration Redriver chip.Meanwhile, use the Redriver chip that an eeprom chip configuration management is all, reduce the usage quantity of EEPROM.

Claims (3)

1. support that single EEPROM regulates a method for multiple Redriver chip drives ability, is characterized in that,
Multiple Redriver chip interconnect is got up and to connect with single eeprom chip, will be burnt in same EEPROM to the configuration information of multiple redriver chip; When each system electrification start, the software code in EEPROM can configure the driving force of each redriver chip automatically.
2. the method according to claim, is characterized in that,
By interconnected for the I2C bus PIN of the I2C bus PIN of EEPROM and each Redriver chip, and I2C bus is connected on a total managing chip.
3. method according to claim 2, is characterized in that, all address differences being connected to the equipment of I2C bus; When system boot runs, the configuration information in EEPROM can find the equipment of corresponding address according to different addresses, be then implanted in relevant device by configuration information; And the effect of managing chip is burnt in EEPROM by compiled software code, and can according to the test case of signal quality, the code of debugging change EEPROM under machine open state.
CN201510367736.7A 2015-06-29 2015-06-29 Method for supporting single EEPROM to adjust driving capability of multiple driver chips Pending CN104978251A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510367736.7A CN104978251A (en) 2015-06-29 2015-06-29 Method for supporting single EEPROM to adjust driving capability of multiple driver chips

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510367736.7A CN104978251A (en) 2015-06-29 2015-06-29 Method for supporting single EEPROM to adjust driving capability of multiple driver chips

Publications (1)

Publication Number Publication Date
CN104978251A true CN104978251A (en) 2015-10-14

Family

ID=54274781

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510367736.7A Pending CN104978251A (en) 2015-06-29 2015-06-29 Method for supporting single EEPROM to adjust driving capability of multiple driver chips

Country Status (1)

Country Link
CN (1) CN104978251A (en)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106325919A (en) * 2016-08-11 2017-01-11 浪潮(北京)电子信息产业有限公司 Configuration system and method based on PCIE (peripheral component interface express) Redriver
CN106598903A (en) * 2016-11-29 2017-04-26 浙江宇视科技有限公司 Method and device for adjusting Redriver chip parameters
CN106648756A (en) * 2016-11-29 2017-05-10 郑州云海信息技术有限公司 Updated circuit configured by driver chip in high-speed signal transmission and method of configuring updated circuit with driver chip
CN107122198A (en) * 2017-05-23 2017-09-01 郑州云海信息技术有限公司 A kind of method, device and the server of signal repeater parameter configuration
CN107357991A (en) * 2017-07-12 2017-11-17 郑州云海信息技术有限公司 A kind of redriver chip parameters configuration structure and method
CN107992443A (en) * 2017-12-22 2018-05-04 郑州云海信息技术有限公司 A kind of PCIE hot plug system and methods realized using CPLD
CN108009115A (en) * 2017-12-21 2018-05-08 郑州云海信息技术有限公司 A kind of binode server board with clock redundancy feature
CN111352876A (en) * 2020-02-29 2020-06-30 苏州浪潮智能科技有限公司 Redriver chip code error rewriting monitoring system and method
CN111723038A (en) * 2020-06-12 2020-09-29 广东浪潮大数据研究有限公司 Signal compensation method and device, electronic equipment and storage medium
WO2023273884A1 (en) * 2021-06-29 2023-01-05 广州视琨电子科技有限公司 Eeprom programming method, programmer, and method and system for programming board card by means of eeprom

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7915923B1 (en) * 2009-03-09 2011-03-29 Pericom Semiconductor Serial link driver interface for a communication system
CN102981994A (en) * 2011-06-03 2013-03-20 Nxp股份有限公司 Redriver circuits with power saving modes

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7915923B1 (en) * 2009-03-09 2011-03-29 Pericom Semiconductor Serial link driver interface for a communication system
CN102981994A (en) * 2011-06-03 2013-03-20 Nxp股份有限公司 Redriver circuits with power saving modes

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106325919A (en) * 2016-08-11 2017-01-11 浪潮(北京)电子信息产业有限公司 Configuration system and method based on PCIE (peripheral component interface express) Redriver
CN106598903B (en) * 2016-11-29 2020-01-14 浙江宇视科技有限公司 Method and device for adjusting parameters of driver chip
CN106598903A (en) * 2016-11-29 2017-04-26 浙江宇视科技有限公司 Method and device for adjusting Redriver chip parameters
CN106648756A (en) * 2016-11-29 2017-05-10 郑州云海信息技术有限公司 Updated circuit configured by driver chip in high-speed signal transmission and method of configuring updated circuit with driver chip
CN107122198A (en) * 2017-05-23 2017-09-01 郑州云海信息技术有限公司 A kind of method, device and the server of signal repeater parameter configuration
CN107122198B (en) * 2017-05-23 2020-10-16 苏州浪潮智能科技有限公司 Method, device and server for configuring parameters of signal repeater
CN107357991A (en) * 2017-07-12 2017-11-17 郑州云海信息技术有限公司 A kind of redriver chip parameters configuration structure and method
CN108009115A (en) * 2017-12-21 2018-05-08 郑州云海信息技术有限公司 A kind of binode server board with clock redundancy feature
CN107992443A (en) * 2017-12-22 2018-05-04 郑州云海信息技术有限公司 A kind of PCIE hot plug system and methods realized using CPLD
CN111352876A (en) * 2020-02-29 2020-06-30 苏州浪潮智能科技有限公司 Redriver chip code error rewriting monitoring system and method
CN111352876B (en) * 2020-02-29 2021-07-27 苏州浪潮智能科技有限公司 Redriver chip code error rewriting monitoring system and method
US11650872B2 (en) 2020-02-29 2023-05-16 Inspur Suzhou Intelligent Technology Co., Ltd. System and method for monitoring code overwrite error of redriver chip
CN111723038A (en) * 2020-06-12 2020-09-29 广东浪潮大数据研究有限公司 Signal compensation method and device, electronic equipment and storage medium
CN111723038B (en) * 2020-06-12 2022-08-12 广东浪潮大数据研究有限公司 Signal compensation method and device, electronic equipment and storage medium
WO2023273884A1 (en) * 2021-06-29 2023-01-05 广州视琨电子科技有限公司 Eeprom programming method, programmer, and method and system for programming board card by means of eeprom

Similar Documents

Publication Publication Date Title
CN104978251A (en) Method for supporting single EEPROM to adjust driving capability of multiple driver chips
US11681643B2 (en) Flexible mobile device connectivity to automotive systems with USB hubs
US10943640B2 (en) Apparatus, method and system for providing termination for multiple chips of an integrated circuit package
US9645962B2 (en) Flexible mobile device connectivity to automotive systems with USB hubs
CN108628779A (en) Memory device and its method, storage system
US8407367B2 (en) Unified connector architecture
US20120072626A1 (en) Automatic Addressing Protocol for a Shared Bus
CN103051687B (en) A kind of system and method that applied business is deployed to cloud storage virtual machine
CN104243265A (en) Gateway control method, device and system based on virtual machine migration
KR102332392B1 (en) Flexible mobile device connectivity to automotive systems with usb hubs
CN104184617A (en) Method, device and system for configuring pre-emphasis for interconnection equipment and network device
CN107315697A (en) Embodied on computer readable storage device, system and method for reducing management port
CN102508786B (en) Chip design method for optimizing space utilization rate and chip thereof
EP3915223A1 (en) Systems and methods for infrastructure management system based power sourcing equipment power allocation
CN105260335B (en) Extend the data processing system and method for optical interface
CN106326172A (en) APB bus slave interface expansion circuit and use method thereof
CN116719256B (en) Interface switching system, method, encoder and storage medium
CN117807010A (en) Electronic equipment, server, main board of server, control method, device and equipment
CN108241537A (en) Resource allocation system, device allocation controller, and device identification method
CN103577364A (en) Data routing system supporting double main control devices

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20151014

WD01 Invention patent application deemed withdrawn after publication