CN104935325A - Output circuit in interface circuit - Google Patents
Output circuit in interface circuit Download PDFInfo
- Publication number
- CN104935325A CN104935325A CN201510363584.3A CN201510363584A CN104935325A CN 104935325 A CN104935325 A CN 104935325A CN 201510363584 A CN201510363584 A CN 201510363584A CN 104935325 A CN104935325 A CN 104935325A
- Authority
- CN
- China
- Prior art keywords
- output
- input
- circuit
- driving switch
- output driving
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Logic Circuits (AREA)
- Electronic Switches (AREA)
Abstract
The invention provides an output circuit in an interface circuit. The output circuit comprises an output drive circuit which is connected between a power end and a drive output end and which comprises a plurality of output drive modules, wherein each output drive module comprises an output drive switch; and output control logic circuits corresponding to the output drive circuit, wherein each output control logic circuit comprises a plurality of output control logic modules corresponding to each output drive module, and each output control logic module comprises an input unit, a pulse generating unit and a selection unit; the pulse generating unit generates and outputs a short-time pulse signal while an input control signal overturns, and an output end of the selection unit is connected with a control end of the output drive switch of the corresponding output drive module. The short-time pulse signal generated by the pulse generating unit passes through the selection unit to drive the corresponding output drive switch to conduct in short time. So, the output circuit in the interface circuit of the invention uses a redundant circuit in the output circuit to form a pre-emphasis circuit, thereby improving rising and falling edge speed of a waveform.
Description
[technical field]
The present invention relates to Design Technique of Interface field, the output circuit particularly in a kind of interface circuit.
[background technology]
DDR (Double Data Rate, Double Data Rate) technology, namely all data are transmitted at the rising edge of clock and trailing edge, when keeping clock rate constant, data transfer rate can be doubled, therefore, ddr interface is widely used in the interconnection between chip, as ASIC (Application Specific IntegratedCircuit, application-specific integrated circuit (ASIC)) and SDRAM (Synchronous Dynamic Random AccessMemory, synchronous DRAM) between interface.
Along with the raising of operating rate, existing a lot of ddr interface (such as, DDR2/DDR3/LPDDR2/LPDDR3 interface etc.) not only drive the size of resistance to have requirement to exporting, and drive the linearity of resistance also to have stricter requirement to exporting, it requires that output voltage is remaining within the specific limits (such as, +/-10%) from the change procedure of 0 to supply voltage.
But due to the limitation of CMOS (Complementary Metal Oxide Semiconductor) pipe itself, usually CMOS tube series resistance is needed to make junior unit to improve the linearity of resistance, then the quantity by adjusting junior unit further reaches the size of required resistance, such as, small resistor unit is made by CMOS tube series resistance, junior unit adjusts the large resistance unit of 240 ohm according to the change of technique, temperature and voltage, large resistance unit needs to be configured to 34.4 according to real work, the different outputs such as 40,48 ohm drive resistance.So arrange and will cause junior unit One's name is legion, thus cause chip area shared by CMOS tube and resistance excessive, be unfavorable for that chip is miniaturized.
In addition, according to designing requirement, the rising edge of the output signal of the output circuit of interface circuit and the speed of trailing edge faster, be more conducive to reduce intersymbol interference, improve operating rate.Therefore, be necessary when do not pay especially many costs, improve rising edge and the speed of trailing edge of output signal.
Therefore, be necessary to provide a kind of technical scheme of improvement to solve the problems referred to above.
[summary of the invention]
The object of the present invention is to provide the output circuit in a kind of interface circuit, utilize the redundant circuit in output circuit to form preemphasis circuit, improve waveform rise and fall along speed.
In order to solve the problem, the invention provides the output circuit in a kind of interface circuit, it comprises: one or more output driving circuit be connected between power end and drive output, each output driving circuit comprises the multiple output driver modules be connected between power end and drive output, each output driver module comprises one and exports driving switch, each output driving switch has the first link being connected to described power end, is connected to the second link and the control end of described drive output, the one or more output control logic circuit corresponding with described output driving circuit, each output control logic circuit comprises and exports multiple output control logic modules corresponding to driver module with each, each output control logic module comprises input unit, impulse generating unit and selected cell, the input control signal of outside input is connected to the first input end of described selected cell through input unit, the input control signal of outside input is connected to the second input of described selected cell through impulse generating unit, described impulse generating unit produces when described input control signal upset and exports short pulse signal, the output of described selected cell is connected to the corresponding control end exporting the output driving switch of driver module, correspondence one in the enable control signal of multiple outsides input is connected to the control end of described selected cell, when the enable control signal inputted in the outside of correspondence is effective, described selected cell selects the signal of its first input end to export, the input control signal that now the output driving switch of the output driver module that described selected cell is corresponding can be inputted by outside controlled, when the enable control signal of the input of correspondence is invalid, described selected cell selects the signal of its second input to export, the short pulse signal that now described impulse generating unit produces drives corresponding output driving switch conducting in short-term through described selected cell.
Further, each output driver module also comprises a resistance, and the output driving switch of this output driver module and this resistant series are between power end and drive output; Or each output driving circuit comprises a resistance, each output driving switch exporting driver module is connected in parallel, and the output driving switch of described resistance and each parallel connection is connected between power end and drive output.
Further, described output driving switch is PMOS transistor, the source electrode of PMOS transistor is the first link of described output driving switch, the drain electrode of PMOS transistor is the second link of described output driving switch, the grid of PMOS transistor is the control end of described output driving switch, and described power end is input supply terminal; Or described output driving switch is nmos pass transistor, the source electrode of nmos pass transistor is the first link of described output driving switch, the drain electrode of nmos pass transistor is the second link of described output driving switch, the grid of nmos pass transistor is the control end of described output driving switch, and described power end is earth terminal.
Compared with prior art, the present invention utilizes the path of the output driving switch do not used in output driving circuit to form preemphasis circuit, improves waveform rise and fall along speed, is beneficial to reduction intersymbol interference, improve operating rate.
[accompanying drawing explanation]
In order to be illustrated more clearly in the technical scheme of the embodiment of the present invention, below the accompanying drawing used required in describing embodiment is briefly described, apparently, accompanying drawing in the following describes is only some embodiments of the present invention, for those of ordinary skill in the art, under the prerequisite not paying creative work, other accompanying drawing can also be obtained according to these accompanying drawings.Wherein:
Fig. 1 is the module diagram of the present invention's output circuit in one embodiment;
Fig. 2 is the output driving circuit circuit diagram in a first embodiment in Fig. 1;
Fig. 3 is the output driving circuit circuit diagram in a second embodiment in Fig. 1;
Fig. 4 is the output driving circuit circuit diagram in a second embodiment in Fig. 1;
Fig. 5 is the output control logic circuit circuit diagram in one embodiment in Fig. 1.
[embodiment]
For enabling above-mentioned purpose of the present invention, feature and advantage become apparent more, and below in conjunction with the drawings and specific embodiments, the present invention is further detailed explanation.
Alleged herein " embodiment " or " embodiment " refers to special characteristic, structure or the characteristic that can be contained at least one implementation of the present invention.Different local in this manual " in one embodiment " occurred not all refers to same embodiment, neither be independent or optionally mutually exclusive with other embodiments embodiment.Unless stated otherwise, connection herein, be connected, word that the expression that connects is electrically connected all represents and is directly or indirectly electrical connected.
Please refer to shown in Fig. 1, it is the module diagram of the present invention's output circuit in one embodiment, and described output circuit comprises output driving circuit 110 and output control logic circuit 120.
Described output driving circuit 110 is connected between power end VIN and drive output VO.Described output logic circuit 120 receives the input control signal DIN of outside input and the enable control signal OE of outside input.Enable control signal OE based on outside input can adjust the overall resistance of whole output driving circuit 110, such as the overall electrical resistance value calibration of whole output driving circuit 110 can be adjusted to 240 ohm.Like this, by the parallel connection of two or more output driving circuit 110 can be obtained 34.4,40, the output of the different resistance values such as 48 ohm drives.Be such as that can to obtain resistance value be that the output of 48 ohm drives for output driving circuit 110 parallel connection of 240 ohm by 5 resistance values.
Illustrate only a described output driving circuit 110 and a corresponding output control logic circuit 120 in Fig. 1, in other embodiments, the output control logic circuit 120 of multiple output driving circuit 110 and multiple correspondence can also be included.
Fig. 2 is the output driving circuit circuit diagram in a first embodiment in Fig. 1.As shown in Figure 2, described output driving circuit comprises the multiple output driver modules be connected between input supply terminal VIN and drive output VO.Each output driver module comprises a PMOS transistor MP1 to a MPn and resistance R1-Rn, wherein PMOS transistor MP1 and resistance R1 is connected between input supply terminal VIN and drive output VO, PMOS transistor MP2 and resistance R2 is connected between input supply terminal VIN and drive output VO,, PMOS transistor MPn and resistance Rn is connected between input supply terminal VIN and drive output VO.For each PMOS transistor, its source electrode meets input supply terminal VIN, and its drain electrode connects one end of corresponding resistance, another termination drive output VO of corresponding resistance.
By controlling the input signal of its grid, certain PMOS transistor of thorough cut-off can change the resistance value of whole output driving circuit 110, according to the change of technique, temperature and voltage, adjust can the quantity of PMOS transistor of conducting the resistance value of whole output driving circuit 110 can be made to be predetermined resistance by the enable control signal adjusting outside input.In one embodiment, this predetermined resistance can be 240 ohm.
Fig. 3 is output driving circuit 110 circuit diagram in a second embodiment in Fig. 1.With in Fig. 2 unlike, each PMOS transistor MP1 to MPn is connected in parallel, and PMOS transistor MP1 to a MPn and resistance R11 of these parallel connections is connected between input supply terminal VIN and drive output VO.The advantage done like this is: do not need each output driver module to connect a resistance, whole output driving circuit 110 needs one are less than predetermined resistance, the resistance of such as 240, can the quantity of PMOS transistor of conducting the resistance value of whole output driving circuit 110 can be made to be predetermined resistance by adjustment, can significantly reduce series resistance quantity like this, thus reduce the chip area of this output driving shared by resistance, save chip cost.
Fig. 4 is output driving circuit 110 circuit diagram in the third embodiment in Fig. 1.With in Fig. 3 unlike, each in parallel PMOS transistor MP1 to MPn and the series position of resistance R21 there occurs exchange, and one end of resistance R21 is connected with input supply terminal VIN, and the drain electrode of PMOS transistor MP1 to MPn meets described drive output VO.
In other embodiments, described output driving circuit also can be connected between drive output VO and earth terminal, now, PMOS transistor in Fig. 2, Fig. 3 and Fig. 4 all needs to change to nmos pass transistor, the source electrode of nmos pass transistor is connected with earth terminal, and the drain electrode of nmos pass transistor is connected with drive output VO.Its concrete principle is all same as above, does not therefore illustrate with accompanying drawing in this article.
In view of the embodiment that Fig. 2, Fig. 3 and Fig. 4 provide, and nmos pass transistor is used for the embodiment in output driving circuit, can find out, output driving circuit in the present invention comprises the multiple output driver modules be connected between power end and drive output, each output driver module comprises one and exports driving switch, each output driving switch has the first link being connected to described power end, is connected to the second link and the control end of described drive output.PMOS transistor and nmos pass transistor are exactly described output driving switch, the source electrode of nmos pass transistor and PMOS transistor is the first link of described output driving switch, the drain electrode of nmos pass transistor and PMOS transistor is the second link of described output driving switch, and the grid of nmos pass transistor and PMOS transistor is the control end of described output driving switch.
Can finding out, in order to make the overall electrical resistance of each output driving circuit equal predetermined resistance, unnecessary output driving switch in each output driving circuit, can be designed with.That is, always have unnecessary output driving switch is be in cut-off state always, and is not used.One of feature and benefit in the present invention are exactly utilize the output driving switch of these redundancies to form preemphasis circuit, improve waveform rise and fall along speed, are beneficial to reduction intersymbol interference, improve operating rate.
Fig. 5 is output control logic circuit 120 circuit diagram in one embodiment in Fig. 1.As shown in Figure 5, described output control logic circuit 120 comprises and exports multiple output control logic module 1211 to 121n corresponding to driver module with each.
Each output control logic module comprises input unit 122, impulse generating unit 123 and selected cell 124.In order to easy, in Figure 5, only marked input unit 122, impulse generating unit 123 and selected cell 124 in output control logic module 1211.
The input control signal DIN of outside input is connected to the first input end A of described selected cell 124 through input unit 122, the input control signal DIN of outside input is connected to the second input B of described selected cell 124 through impulse generating unit 123.
Described impulse generating unit 123 produces when described input control signal DIN overturns and exports short pulse signal, such as, and of short duration direct impulse.Concrete, described impulse generating unit, when described input control signal is the second logic level from the first logic level saltus step, just produces and exports short pulse signal, when being the first logic level from the second logic level saltus step, does not produce short pulse signal.
The output of described selected cell 124 is connected to the corresponding control end exporting the output driving switch of driver module, the output D1 of such as output control logic module 1211 is directly or indirectly connected to the grid of the PMOS transistor MP1 in Fig. 2, Fig. 3 and Fig. 4, the output D2 of output control logic module 1212 is directly or indirectly connected to the grid of the PMOS transistor MP2 in Fig. 2, Fig. 3 and Fig. 4,, the output Dn of output control logic module 121n is directly or indirectly connected to the grid of the PMOS transistor MPn in Fig. 2, Fig. 3 and Fig. 4.Correspondence one in the enable control signal of multiple outsides input is connected to the control end of described selected cell 124.Enable control signal OE1 is connected to the control end of the selected cell 124 of output control logic module 1211, enable control signal OE2 is connected to the control end of the selected cell 124 of output control logic module 1212,, enable control signal OEn is connected to the control end of the selected cell 124 of output control logic module 121n.
When the enable control signal inputted in the outside of correspondence is effective, described selected cell 124 selects the signal of its first input end to export, the input control signal DIN that now the output driving switch of the output driver module of described selected cell 124 correspondence can be inputted by outside controlled, when described input control signal DIN is the second logic level, the output driving switch conducting of described output driver module, when described input control signal is the first logic level, the output driving switch cut-off of described output driver module.
When the enable control signal of the input of correspondence is invalid, described selected cell 124 selects the signal of its second input to export, the short pulse signal that now described impulse generating unit 123 produces drives corresponding output driving switch conducting in short-term through described selected cell 124, the rate of climb of the rising edge of the output signal of drive output VO can be accelerated like this, and/or the decrease speed of trailing edge, the input control signal DIN that the output driving switch of the output driver module of described selected cell 124 correspondence can not be inputted by outside simultaneously controlled.
Continue referring to shown in Fig. 5, described impulse generating unit 123 comprises delay cell, XOR unit and with door, the input of described delay cell is connected with the input of impulse generating unit, the output of described delay cell is connected with an input of XOR unit, another input of described XOR unit is connected with the input of described impulse generating unit, the output of described XOR unit is connected with an input of door with described, describedly to be connected with the input of described impulse generating unit with another input of door, describedly to be connected with the output of described impulse generating unit with the output of door.Described delay cell is formed by the buffer of three cascades, the pulse duration of the short pulse signal that the output DIP of described XOR unit obtains is equal with the delay time of delay cell, that is by the time of delay of adjustment delay cell, the pulse duration of short pulse signal can be adjusted.Described input unit 122 comprises the buffer of two cascades, the input of first buffer receives the input control signal of outside input, the output of second buffer connects the first input end of selected cell, and the output of the first buffer is connected with the input of described impulse generating unit.
Like this, the present invention utilizes the path of the output driving switch do not used in output driving circuit to form preemphasis circuit, improves waveform rise and fall along speed, is beneficial to reduction intersymbol interference, improve operating rate.
In the present invention, " connection ", be connected, word that " companys ", the expression such as " connecing " are electrical connected, if no special instructions, then represent direct or indirect electric connection, such as through a logical circuit, such as buffer or inverter, for another example through a resistance etc.
It is pointed out that the scope be familiar with person skilled in art and any change that the specific embodiment of the present invention is done all do not departed to claims of the present invention.Correspondingly, the scope of claim of the present invention is also not limited only to previous embodiment.
Claims (7)
1. the output circuit in interface circuit, is characterized in that, it comprises:
One or more output driving circuit be connected between power end and drive output, each output driving circuit comprises the multiple output driver modules be connected between power end and drive output, each output driver module comprises one and exports driving switch, each output driving switch has the first link being connected to described power end, is connected to the second link and the control end of described drive output;
The one or more output control logic circuit corresponding with described output driving circuit, each output control logic circuit comprises and exports multiple output control logic modules corresponding to driver module with each,
Each output control logic module comprises input unit, impulse generating unit and selected cell, the input control signal of outside input is connected to the first input end of described selected cell through input unit, the input control signal of outside input is connected to the second input of described selected cell through impulse generating unit, described impulse generating unit produces when described input control signal upset and exports short pulse signal, the output of described selected cell is connected to the corresponding control end exporting the output driving switch of driver module, correspondence one in the enable control signal of multiple outsides input is connected to the control end of described selected cell,
When the enable control signal inputted in the outside of correspondence is effective, described selected cell selects the signal of its first input end to export, the input control signal that now the output driving switch of the output driver module that described selected cell is corresponding can be inputted by outside controlled, when the enable control signal of the input of correspondence is invalid, described selected cell selects the signal of its second input to export, and the short pulse signal that now described impulse generating unit produces drives corresponding output driving switch conducting in short-term through described selected cell.
2. the output circuit in interface circuit according to claim 1, is characterized in that,
Each output driver module also comprises a resistance, and the output driving switch of this output driver module and this resistant series are between power end and drive output; Or
Each output driving circuit comprises a resistance, and each output driving switch exporting driver module is connected in parallel, and the output driving switch of described resistance and each parallel connection is connected between power end and drive output.
3. the output circuit in interface circuit according to claim 1, is characterized in that,
Described output driving switch is PMOS transistor, the source electrode of PMOS transistor is the first link of described output driving switch, the drain electrode of PMOS transistor is the second link of described output driving switch, the grid of PMOS transistor is the control end of described output driving switch, and described power end is input supply terminal; Or
Described output driving switch is nmos pass transistor, the source electrode of nmos pass transistor is the first link of described output driving switch, the drain electrode of nmos pass transistor is the second link of described output driving switch, the grid of nmos pass transistor is the control end of described output driving switch, and described power end is earth terminal.
4. the output circuit in interface circuit according to claim 1, is characterized in that,
By controlling the enable control signal of described outside input, make described output driving circuit resistance value on the whole be predetermined resistance, described predetermined resistance is 240 ohm.
5. the output circuit in interface circuit according to claim 1, is characterized in that,
Described impulse generating unit, when described input control signal is the second logic level from the first logic level saltus step, just produces and exports short pulse signal,
When the enable control signal inputted in the outside of correspondence is effective, when described input control signal is the second logic level, the output driving switch conducting of described output driver module, when described input control signal is the first logic level, the output driving switch cut-off of described output driver module.
6. the output circuit in interface circuit according to claim 5, is characterized in that,
Described impulse generating unit comprises delay cell, XOR unit and with door, the input of described delay cell is connected with the input of impulse generating unit, the output of described delay cell is connected with an input of XOR unit, another input of described XOR unit is connected with the input of described impulse generating unit, the output of described XOR unit is connected with an input of door with described, describedly to be connected with the input of described impulse generating unit with another input of door, describedly to be connected with the output of described impulse generating unit with the output of door,
First logic level is low level, and the second logic level is high level.
7. the output circuit in interface circuit according to claim 6, it is characterized in that, described input unit comprises the buffer of two cascades, and the input of first buffer receives the input control signal of outside input, the output of second buffer connects the first input end of selected cell
The output of the first buffer is connected with the input of described impulse generating unit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510363584.3A CN104935325B (en) | 2015-06-26 | 2015-06-26 | Output circuit in interface circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510363584.3A CN104935325B (en) | 2015-06-26 | 2015-06-26 | Output circuit in interface circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104935325A true CN104935325A (en) | 2015-09-23 |
| CN104935325B CN104935325B (en) | 2018-02-27 |
Family
ID=54122323
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510363584.3A Active CN104935325B (en) | 2015-06-26 | 2015-06-26 | Output circuit in interface circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104935325B (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105262475A (en) * | 2015-10-22 | 2016-01-20 | 北京大学 | Swing adjustable SST-type data transmitter with pre-emphasis equalization |
| CN107094014A (en) * | 2017-06-28 | 2017-08-25 | 灿芯半导体(上海)有限公司 | A kind of interface circuit |
| CN107733424A (en) * | 2017-09-08 | 2018-02-23 | 灿芯创智微电子技术（北京）有限公司 | A kind of ddr interface circuit with preemphasis function |
| CN108012100A (en) * | 2017-11-28 | 2018-05-08 | 晶晨半导体(上海)股份有限公司 | A kind of method for the rising edge for improving interface signal |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101025997A (en) * | 2006-02-22 | 2007-08-29 | 海力士半导体有限公司 | Data output driving circuit of semiconductor memory apparatus |
| CN101136238A (en) * | 2006-08-29 | 2008-03-05 | 尔必达存储器株式会社 | Output circuit of semiconductor device |
| CN101931373A (en) * | 2009-04-27 | 2010-12-29 | 瑞萨电子株式会社 | Use the output circuit of analogue amplifier |
| US7944233B1 (en) * | 2009-11-30 | 2011-05-17 | Hynix Semiconductor Inc. | Data output circuit |
| CN104601160A (en) * | 2014-12-23 | 2015-05-06 | 灿芯半导体(上海)有限公司 | Built-in electrostatic protection device type high-speed output circuit |
| CN204633746U (en) * | 2015-06-26 | 2015-09-09 | 灿芯半导体(上海)有限公司 | Output circuit in interface circuit |
-
2015
- 2015-06-26 CN CN201510363584.3A patent/CN104935325B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101025997A (en) * | 2006-02-22 | 2007-08-29 | 海力士半导体有限公司 | Data output driving circuit of semiconductor memory apparatus |
| CN101136238A (en) * | 2006-08-29 | 2008-03-05 | 尔必达存储器株式会社 | Output circuit of semiconductor device |
| CN101931373A (en) * | 2009-04-27 | 2010-12-29 | 瑞萨电子株式会社 | Use the output circuit of analogue amplifier |
| US7944233B1 (en) * | 2009-11-30 | 2011-05-17 | Hynix Semiconductor Inc. | Data output circuit |
| CN104601160A (en) * | 2014-12-23 | 2015-05-06 | 灿芯半导体(上海)有限公司 | Built-in electrostatic protection device type high-speed output circuit |
| CN204633746U (en) * | 2015-06-26 | 2015-09-09 | 灿芯半导体(上海)有限公司 | Output circuit in interface circuit |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105262475A (en) * | 2015-10-22 | 2016-01-20 | 北京大学 | Swing adjustable SST-type data transmitter with pre-emphasis equalization |
| CN107094014A (en) * | 2017-06-28 | 2017-08-25 | 灿芯半导体(上海)有限公司 | A kind of interface circuit |
| CN107094014B (en) * | 2017-06-28 | 2023-10-03 | 灿芯半导体(上海)股份有限公司 | Interface circuit |
| CN107733424A (en) * | 2017-09-08 | 2018-02-23 | 灿芯创智微电子技术（北京）有限公司 | A kind of ddr interface circuit with preemphasis function |
| CN108012100A (en) * | 2017-11-28 | 2018-05-08 | 晶晨半导体(上海)股份有限公司 | A kind of method for the rising edge for improving interface signal |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104935325B (en) | 2018-02-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6140860B2 (en) | Single-end configurable multimode driver | |
| JP5053656B2 (en) | Data output drive circuit for semiconductor memory device | |
| US8581649B2 (en) | Semiconductor device and information processing system | |
| US8120381B2 (en) | Impedance adjusting device | |
| KR100866928B1 (en) | On Die Termination Device that consumes low current | |
| US8643404B1 (en) | Self-calibration of output buffer driving strength | |
| US7570094B2 (en) | Automatic duty cycle correction circuit with programmable duty cycle target | |
| TWI391942B (en) | On die termination device and semiconductor memory device including the same | |
| CN104935325A (en) | Output circuit in interface circuit | |
| US20100188116A1 (en) | Impedance adjusting circuit | |
| TW594787B (en) | Methods and apparatus for adaptively adjusting a data receiver | |
| JP5584401B2 (en) | Semiconductor device and data processing system including the same | |
| JP2007097142A (en) | Output driver | |
| US9419616B2 (en) | LVDS driver | |
| US8767486B2 (en) | Output driver circuit, output driver system and semiconductor memory device | |
| CN104852725A (en) | Output driving resistor in interface circuit on chip | |
| US8441283B2 (en) | Integrated circuit | |
| TWI756707B (en) | Off chip driving circuit and signal compensation method | |
| US10727884B2 (en) | Reception circuit, semiconductor apparatus and semiconductor system including the reception circuit | |
| CN204633746U (en) | Output circuit in interface circuit | |
| JP7204383B2 (en) | Interface circuit and interface device | |
| US20100073059A1 (en) | Duty control circuit and semiconductor device having the same | |
| US9838011B2 (en) | Integrated circuit chip and its impedance calibration method | |
| KR100861373B1 (en) | Skew signal generator and semiconductor memory device | |
| KR20100103146A (en) | Impedance calibration circuit in semiconductor memory apparatus |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| PE01 | Entry into force of the registration of the contract for pledge of patent right |
Denomination of invention: Output circuit in interface circuit Effective date of registration: 20180420 Granted publication date: 20180227 Pledgee: Wick International Holding Co., Ltd. Pledgor: Brite Semiconductor (Shanghai) Corporation Registration number: 2018310000019 |
|
| PE01 | Entry into force of the registration of the contract for pledge of patent right | ||
| PC01 | Cancellation of the registration of the contract for pledge of patent right |
Date of cancellation: 20190416 Granted publication date: 20180227 Pledgee: Wick International Holding Co., Ltd. Pledgor: Brite Semiconductor (Shanghai) Corporation Registration number: 2018310000019 |
|
| PC01 | Cancellation of the registration of the contract for pledge of patent right | ||
| CP01 | Change in the name or title of a patent holder |
Address after: 201203 7th floor, building 2, 1158 Zhangdong Road, Zhangjiang hi tech, Pudong New Area, Shanghai Patentee after: Canxin semiconductor (Shanghai) Co.,Ltd. Address before: 201203 7th floor, building 2, 1158 Zhangdong Road, Zhangjiang hi tech, Pudong New Area, Shanghai Patentee before: BRITE SEMICONDUCTOR (SHANGHAI) Corp. |
|
| CP01 | Change in the name or title of a patent holder |