CN104883235A - Clock time synchronization precision improving method based on PTP protocol - Google Patents
Clock time synchronization precision improving method based on PTP protocol Download PDFInfo
- Publication number
- CN104883235A CN104883235A CN201510364738.0A CN201510364738A CN104883235A CN 104883235 A CN104883235 A CN 104883235A CN 201510364738 A CN201510364738 A CN 201510364738A CN 104883235 A CN104883235 A CN 104883235A
- Authority
- CN
- China
- Prior art keywords
- clock
- time
- reporting
- level
- source
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
The invention belongs to the technical field of time synchronization. In order to solve the problem that the time deviation of a slave clock in a PTP domain leads to that the synchronous time of a downstream slave clock of the slave clock deviates, the invention provides a clock time synchronization precision improving method based on a PTP protocol. The method comprises the steps that: (1) a time testing instrument is connected with a verification clock source, the verification clock source is identical with a synchronous clock source of a main clock in the PTP domain; (2) the time testing instrument is connected with the slave clock so as to measure the time deviation value of the slave clock with regard to the verification clock source; (3) in a time synchronizing process, time compensation is carried out on the slave clock according to the measured time deviation value. According to the invention, the time deviation of the slave clock is eliminated, so that the time deviation of the slave clock has no influence on the synchronous time of the downstream slave clock of the slave clock, the precision and accuracy of the time synchronization between the upstream slave clock and the downstream slave clock are improved, and the precision and accuracy of the time synchronization in the whole PTP domain is further improved.
Description
Technical field
The invention belongs to the technical field of time synchronized, be specifically related to a kind of method of the raising synchronizing clock time precision based on PTP protocol.
Background technology
In a communication network, permitted multiple services normal operation and all required clock synchronization of ad.
At G mobile communication (3rd-Generation, 3G), base station is provided with satellite time transfer receiver usually, to realize the time synchronized with global positioning system (Global Positioning System, hereinafter referred to as GPS).The advantage of this kind of mode is that every stylobate station is synchronous with gps time separately, does not need the clock signal receiving other base stations, avoids the interference between different base station and impact; But be that satellite time transfer receiver is installed in each base station, not only can increase the expense of the communication network development, and the work such as the follow-up maintenance of satellite time transfer receiver can the man power and material of at substantial, moreover rely on GPS completely and carry out time synchronized and also there is the security risks such as telex network information is stolen.
In forth generation mobile communication technology (4th-Generation, 4G), use Precision Time Protocol (Precision Time Protocol, hereinafter referred to as PTP) to carry out time synchronized, briefly introduce PTP protocol below.The node applied in the network (i.e. PTP territory) of PTP protocol is called clock node, PTP protocol defines ordinary clock (Ordinary Clock, be called for short OC), boundary clock (Boundary Clock, be called for short BC) and transparent clock (Transparent clock, be called for short TC) the fundamental clock node of three types, wherein, BC refers to that in same PTP territory, have multiple PTP port participates in time synchronized, it passes through one of them port from the upstream clock synchronisation of nodes time, and by all the other ports to downstream clock node issuing time.
As shown in Figure 1, master clock 11 is connected with GPS, and GPS is the clock source of master clock 11, and master clock 11 obtains precise time from GPS.One-level carries out time synchronized from clock 12 and master clock 11 with BC pattern, namely master clock 11 periodically sends sync message to the one-level in network from clock 12, one-level receives this sync message and according to timestamp oneself the time of adjustment sync message, to realize the time synchronized with master clock 11 from clock 12.In like manner, be in one-level from the secondary in clock 12 downstream from clock 13 with one-level from clock 12 time synchronized time, one-level periodically sends sync message to secondary from clock 13 from clock 12, thus realizes secondary from clock 13 and the time synchronized of one-level from clock 12.The mode of this time synchronized only needs to install satellite time transfer receiver on master clock 11, then by master clock 11, from clock 12, time synchronized is carried out to the one-level in its downstream, one-level carries out time synchronized to the secondary in its downstream from clock 13 from clock 12, realize the time synchronized of clock at different levels in PTP territory so one by one, although decrease the installation quantity of satellite time transfer receiver like this, but when be positioned at upstream from clock such as one-level from clock 12 due to reasons such as crystal oscillator fault own or link switchovers during life period deviation, then secondary from clock 13 with one-level after clock 12 time synchronized, by the impact of one-level from clock 12, also can deviation be there is in secondary from the lock in time of clock 13, particularly when one-level is connected with multiple or multistage downstream from clock from clock 12, the plurality of or multistage downstream from Zhong Douhui by one-level from the impact of clock 12 time of occurrence deviation, time synchronized in whole PTP territory is caused to occur deviation.
Summary of the invention
This can be caused from the downstream of clock from the lock in time of clock in order to solve in PTP territory to occur the problem of deviation from the time deviation of clock, the present invention proposes a kind of method of the raising synchronizing clock time precision based on PTP protocol, to reduce the time deviation of upstream from clock to the impact of downstream from clock lock in time, improve accuracy and the accuracy of whole PTP territory time synchronized.
The method that the present invention is based on the raising synchronizing clock time precision of PTP protocol comprises the following steps,
(1) be connected with verification clock source by time tester, this verification clock source is identical with the synchronous clock source of master clock in PTP territory;
(2) time tester is connected with from clock, to measure this reporting from clock and described verification clock source;
(3) in time synchronization process, time bias is carried out to described from clock with the described reporting recorded.
Wherein, when PTP territory comprises primary master clock and master clock for subsequent use, then measure the described reporting from clock and described primary master clock and store, storing from the reporting of clock and described master clock for subsequent use described in measuring.
Wherein, described reporting is stored in described from clock.
Wherein, described reporting is the mean value drawn after clock several times described in the test of described time tester.
Wherein, when the described reporting from clock and front once record should be greater than preset value from the difference between the reporting of clock time, then think that this is from clock fault.
Wherein, when described from clock fault time, carry out alarm.
Wherein, described verification clock source and synchronous clock source are GPS.
Wherein, described verification clock source and synchronous clock source are BDS.
Wherein, described time tester with described be connected from clock after, the described reporting from clock under different external environment can also be tested.
Wherein, described time tester with described be connected from clock after, the described reporting from clock under different link or different networking scene can also be tested.
The method that the present invention is based on the raising synchronizing clock time precision of PTP protocol has following beneficial effect:
When carrying out time synchronized in PTP territory, if upstream is from clock life period deviation, the lock in time of downstream from clock can be affected, cause downstream from clock time of occurrence deviation, the present invention is based on the method for the raising synchronizing clock time precision of PTP protocol by measuring the reporting of upstream from clock, and with this reporting, from clock, time bias is carried out to this upstream, to eliminate the time deviation of this upstream from clock, like this this upstream from the time deviation of clock would not have influence on this upstream from the downstream of clock the lock in time from clock, improve upstream from clock and downstream from the synchronous accuracy of clock time and accuracy, avoid upstream from this upstream after clock time of occurrence deviation from all downstreams of clock from the situation of the equal time of occurrence deviation of clock, and then improve accuracy and the accuracy of whole PTP territory time synchronized.
Accompanying drawing explanation
Fig. 1 is the principle schematic of PTP protocol time synchronized;
Fig. 2 is the principle schematic of the method for the raising synchronizing clock time precision that the present invention is based on PTP protocol;
Fig. 3 is the principle schematic of the method for the raising synchronizing clock time precision that the present invention is based on PTP protocol, and wherein PTP territory comprises primary master clock and master clock for subsequent use.
Embodiment
Technical scheme of the present invention is introduced below in conjunction with accompanying drawing.
As shown in Figure 2, the present invention is based on the method for the raising synchronizing clock time precision of PTP protocol, comprise the following steps,
(1) be connected with verification clock source 15 by time tester 14, this verification clock source 15 is identical with the synchronous clock source 10 of master clock 11 in PTP territory;
(2) time tester 14 is connected from clock 12 with one-level, to record this one-level from clock 12 and the reporting verifying clock source 15;
(3) in time synchronization process, from clock 12 reporting, from clock 12, time bias is carried out to one-level with the one-level recorded, to eliminate the time deviation of one-level from clock 12.
Introduce said method in detail below.
(1) as shown in Figure 2, be connected with verification clock source 15 by time tester 14, such time tester 14 just can read the time of verification clock source 15, and obtains precise time from verification clock source 15.Verification clock source 15 is identical with the synchronous clock source 10 of master clock 11 in PTP territory (namely applying the network of PTP protocol), such as, verification clock source 15 can be GPS with synchronous clock source 10, time tester 14 is connected with verification clock source 15 and obtains GPS precise absolute time afterwards, master clock 11 is connected with synchronous clock source 10, and by send the message retention time mutually synchronous with synchronous clock source 10, master clock 11 obtains the GPS precise absolute time provided by synchronous clock source 10.Verification clock source 15 also can be Beidou satellite navigation system (BeiDou Navigation Satellite System with synchronous clock source 10, be called for short BDS), such time tester 14 is connected with verification clock source 15 and obtains BDS precise absolute time afterwards, and master clock 11 is connected with synchronous clock source 10 and obtains the BDS precise absolute time provided by synchronous clock source 10.Verification clock source 15 and synchronous clock source 10 can also be to provide the clock source of relative time, such time tester 14 obtains relative time by verification clock source 15, master clock 11 is synchronous with synchronous clock source 10 retention time, and obtains the relative time provided by synchronous clock source 10.Be GPS be introduced to verify clock source 15 and synchronous clock source 10 below.
(2) time tester 14 is connected from clock 12 with one-level, such time tester 14 just can read the time of one-level from clock 12, in step (1), time tester 14 is connected with verification clock source 15 and obtains GPS absolute time, the time of the one-level read from clock 12 compares with the GPS absolute time obtained by time tester 14, one-level is one-level from clock 12 and the reporting verifying clock source 15 from the time of clock 12 and the difference of GPS absolute time, such as, when one-level is 10 from the time of clock 12 15 points of 20 seconds 10 milliseconds of 12 microseconds, 15 points of 20 seconds 10 milliseconds of 11 microseconds when GPS absolute time is 10, one-level is 1 microsecond from the time of clock 12 and the difference of GPS absolute time, namely one-level is 1 microsecond from clock 12 and the reporting of verification clock source 15.Because verification clock source 15 is identical with synchronous clock source 10, so measure the one-level that the obtains reporting from the reporting of clock 12 and verification clock source 15 i.e. one-level from clock 12 with synchronous clock source 10, synchronous clock source 10 is the time source of master clock 11 in PTP territory, master clock 11 keeps synchronous with synchronous clock source 10, the reporting of one-level from the reporting of clock 12 and synchronous clock source 10 i.e. one-level from clock 12 with master clock 11.Preferably, one-level is the mean value that time tester 14 is measured one-level and drawn after clock 12 several times from clock 12 and the reporting of synchronous clock source 10.
(3) in time synchronization process, from clock 12 and the reporting of synchronous clock source 10, from clock 12, time bias is carried out to one-level with the one-level recorded, thus eliminate the time deviation of one-level from clock 12.Such as, 15 points of 20 seconds 10 milliseconds of 12 microseconds when the one-level recorded in step (2) is 10 from the time of clock 12, 15 points of 20 seconds 10 milliseconds of 11 microseconds when GPS absolute time is 10, one-level is 1 microsecond from clock 12 and the reporting of master clock 11, namely one-level is from the time of clock 12 1 microsecond fast relative to the time of master clock 11, then one-level is deducted 1 microsecond from the time of clock 12, when 10,15 points of 20 seconds 10 milliseconds of 12 microseconds deduct 15 points of 20 seconds 10 milliseconds of 11 microseconds when 1 microsecond obtains 10, to be consistent with GPS absolute time, time that is final and master clock 11 is consistent, eliminate the time deviation of one-level from clock 12.Eliminate one-level after the time deviation of clock 12, also just eliminate secondary from clock 13 with one-level from clock 12 time synchronized time, one-level on the impact of the secondary in downstream from clock 13 lock in time, improves one-level carries out time synchronized from clock to its downstream accuracy and accuracy from clock 12 from the time deviation of clock 12.
Similarly, use the method that the present invention is based on the raising synchronizing clock time precision of PTP protocol, from clock 13, time bias is carried out to secondary, to eliminate the time deviation of secondary from clock 13, when secondary is from the downstream of clock 13 from clock (not shown) and secondary from clock 13 time synchronized, can eliminate secondary from the time deviation of clock 13 on secondary from the downstream of clock 13 from the impact of clock lock in time.Similarly, for other in PTP territory from clock, use the method that the present invention is based on the raising synchronizing clock time precision of PTP protocol, from clock, time bias is carried out to other, to eliminate other time deviations from clock, thus improve accuracy and the accuracy of whole PTP territory time synchronized.
As shown in Figure 3, primary master clock 16 and master clock for subsequent use 17 can be comprised in some cases in PTP territory, during normal use, carry out time synchronized by primary master clock 16 to from clock, when primary master clock 16 breaks down, then be switched to master clock 17 for subsequent use, use master clock 17 for subsequent use to carry out time synchronized to from clock.When PTP territory comprises primary master clock 16 and master clock 17 for subsequent use, use and be connected to one-level and measure the reporting of one-level from clock 12 and primary master clock 16 respectively from the time tester 14 clock 12 and the verification clock source 15 be connected on this time tester 14, and one-level is from reporting with master clock 17 for subsequent use of clock 12, particularly, measure one-level from reporting A with primary master clock 16 of clock 12, and this reporting A is stored in one-level from clock 12; Measure one-level from reporting B with master clock 17 for subsequent use of clock 12, and this reporting B is stored in one-level from clock 12.When one-level is synchronous with primary master clock 16 from clock 12, one-level chooses the reporting A of storage to carry out time bias to one-level from clock 12 from clock 12; When primary master clock 16 breaks down, then be switched to master clock 17 for subsequent use, master clock for subsequent use 17 pairs of one-levels carry out time synchronized from clock 12, one-level chooses the reporting B of storage to carry out time bias to one-level from clock 12 from clock 12, such one-level can select corresponding reporting to compensate according to different master clock from clock 12, improves accuracy and the accuracy of whole PTP territory time synchronized.
Time tester be connected from clock after, the reporting from clock and primary master clock can not only be tested out, from the reporting of clock and master clock for subsequent use, can also test the reporting from clock under different external environment, different link or different networking scene, thus it is accurate to ensure from clock time.
Use the method that the present invention is based on the raising synchronizing clock time precision of PTP protocol to same measure from clock time, when this reporting from clock and front once record should be greater than preset value from the difference between the reporting of clock time, then think that this is from clock fault, be likely be also likely link failure from the crystal oscillator fault of clock, wherein preset value sets according to actual conditions.Wherein, stand by lamp can be set from clock, should redden from stand by lamp during clock fault, also from clock, buzzer can be installed, alerting tone should be sent from buzzer during clock fault, to remind user should break down from clock, need to keep in repair, the present invention provides reference frame for judging whether normally to run from clock.
Embodiment 1
The present invention is based on the method for the raising synchronizing clock time precision of PTP protocol, comprise the following steps,
(1) be connected with verification clock source 15 by time tester 14, this verification clock source 15 is GPS, and time tester 14 obtains GPS precise absolute time from verification clock source 15; Synchronous clock source 10 is also GPS, and master clock 11 obtains GPS precise absolute time from synchronous clock source 10.
(2) time tester 14 is connected from clock 12 with one-level, time tester 14 reads the current time of one-level from clock 12,40 points of 31 seconds 12 milliseconds of 23 microseconds when the one-level read is 7 from the current time of clock 12,40 points of 31 seconds 12 milliseconds of 24 microseconds when the current time of the gps time that time tester 14 obtains is 7, one-level is-1 microsecond from the current time of clock 12 and the difference of gps time, namely one-level is from the current time of clock 12 1 microsecond slowly compared with gps time, show that one-level is-1 microsecond from clock 12 and the reporting of master clock 11.
(3) one-level drawn according to step (2) is-1 microsecond from clock 12 and the reporting of master clock 11, in time synchronization process, 40 points of 31 seconds 12 milliseconds of 24 microseconds when one-level is added that 1 microsecond obtains 7 from 40 points of 31 seconds 12 milliseconds of 23 microseconds during the current time 7 of clock 12, using 7 time the current time of 40 points of 31 seconds 12 milliseconds of 24 microseconds as one-level from clock 12, realize the time bias of one-level from clock 12.One-level keeps synchronous with GPS precise absolute time after compensating from clock 12 elapsed time, also just synchronous with master clock 11 retention time, eliminates the time deviation of one-level from clock 12.
Embodiment 2
The present invention is based on the method for the raising synchronizing clock time precision of PTP protocol, comprise the following steps,
(1) be connected with verification clock source 15 by time tester 14, this verification clock source 15 is BDS, and time tester 14 obtains BDS precise absolute time from verification clock source 15; Synchronous clock source 10 is also BDS, and master clock 11 obtains BDS precise absolute time from synchronous clock source 10.
(2) time tester 14 is connected from clock 12 with one-level, time tester 14 reads the current time of one-level from clock 12,27 points of 12 seconds 29 milliseconds of 42 microseconds when the one-level read is 9 from the current time of clock 12,27 points of 12 seconds 29 milliseconds of 40 microseconds when the current time of the BDS time that time tester 14 obtains is 9, one-level is 2 microseconds from the current time of clock 12 and the difference of BDS time, namely one-level is from the current time of clock 12 2 microseconds soon compared with the BDS time, and one-level is 2 microseconds from clock 12 and the reporting of master clock 11.Method according to this step is carried out 5 times to one-level from clock 12 and is measured, and measures the reporting obtained as shown in table 1,
Table 1
| Number of times | One-level is from the time of clock 12 | Gps time | Reporting |
| 1 | 27 points of 12 seconds 29 milliseconds of 42 microseconds when 9 | 27 points of 12 seconds 29 milliseconds of 40 microseconds when 9 | 2 microseconds |
| 2 | 32 points of 23 seconds 31 milliseconds of 7 microseconds when 9 | 32 points of 23 seconds 31 milliseconds of 6 microseconds when 9 | 1 microsecond |
| 3 | 34 points of 41 seconds 50 milliseconds of 37 microseconds when 9 | 34 points of 41 seconds 50 milliseconds of 39 microseconds when 9 | -2 microseconds |
| 4 | 37 points of 56 seconds 9 milliseconds of 13 microseconds when 9 | 37 points of 56 seconds 9 milliseconds of 16 microseconds when 9 | -3 microseconds |
| 5 | 40 points of 23 seconds 11 milliseconds of 38 microseconds when 9 | 40 points of 23 seconds 11 milliseconds of 36 microseconds when 9 | 2 microseconds |
(3) from clock 12, five times are measured to one-level, obtain five reporting, then the mean value of these five reporting is asked, the mean value of trying to achieve is carried out time bias to one-level from clock 12 as reporting, wherein, third time and the reporting of trying to achieve for the 4th time are negative, absolute value with reporting when averaging calculates, computational process particularly, (2+1+2+1+1)/5=2, this mean value 2 is the reporting of one-level from clock 12, with this mean value, from clock 12, time bias is carried out to one-level, by 9 time 40 points of 23 seconds 11 milliseconds of 38 microseconds deduct 40 points of 23 seconds 11 milliseconds of 36 microseconds when mean value 2 microsecond obtains 9, to eliminate the time deviation of one-level from clock 12.
Embodiment 3
The present invention is based on the method for the raising synchronizing clock time precision of PTP protocol, comprise the following steps,
(1) be connected with verification clock source 15 by time tester 14, this verification clock source 15 is BDS, and time tester 14 obtains BDS precise absolute time from verification clock source 15; Synchronous clock source 10 is also BDS, and master clock 11 obtains BDS precise absolute time from synchronous clock source 10.
(2) time tester 14 is connected from clock 12 with one-level, time tester 14 reads the current time of one-level from clock 12,18 points of 45 seconds 27 milliseconds of 35 microseconds when the one-level read is 16 from the current time of clock 12,18 points of 45 seconds 27 milliseconds of 32 microseconds when the current time of the BDS time that time tester 14 obtains is 16, one-level is 3 microseconds from the current time of clock 12 and the difference of BDS time, namely one-level is from the current time of clock 12 3 microseconds soon compared with the BDS time, show that one-level is 3 microseconds from clock 12 and the reporting of master clock 11.
(3) one-level drawn according to step (2) is 3 microseconds from clock 12 and the reporting of master clock 11, in time synchronization process, one-level is deducted 18 points of 45 seconds 27 milliseconds of 32 microseconds when 3 microseconds obtain 16 from 18 points of 45 seconds 27 milliseconds of 35 microseconds during the current time 16 of clock 12, using 16 time the current time of 18 points of 45 seconds 27 milliseconds of 32 microseconds as one-level from clock 12, realize the time bias of one-level from clock 12.One-level keeps synchronous with BDS precise absolute time after compensating from clock 12 elapsed time, also just synchronous with master clock 11 retention time, eliminates the time deviation of one-level from clock 12.
Embodiment 4
The present invention is based on the method for the raising synchronizing clock time precision of PTP protocol, comprise the following steps,
(1) be connected with verification clock source 15 by time tester 14, this verification clock source 15 is GPS, and time tester 14 obtains GPS precise absolute time from verification clock source 15; Synchronous clock source 10 is also GPS, and master clock 11 obtains GPS precise absolute time from synchronous clock source 10.
(2) one-level is provided with malfunction indicator lamp from clock 12, and when one-level breaks down from clock 12, this malfunction indicator lamp reddens.To judge that the preset value of one-level from clock 12 whether fault is set to 50 microseconds.Time tester 14 is connected from clock 12 with one-level, time tester 14 reads the current time of one-level from clock 12,48 points of 9 seconds 22 milliseconds of 49 microseconds when the one-level read is 17 from the current time of clock 12,48 points of 9 seconds 22 milliseconds of 46 microseconds when the current time of the gps time that time tester 14 obtains is 17, one-level is 3 microseconds from the current time of clock 12 and the difference of gps time, namely one-level is from the current time of clock 12 3 microseconds soon compared with gps time, and one-level is 3 microseconds from clock 12 and the reporting of master clock 11.Method according to this step is carried out 3 times to one-level from clock 12 and is measured, and measures the reporting obtained as shown in table 2,
Table 2
| Number of times | One-level is from the time of clock 12 | Gps time | Reporting |
| 1 | 48 points of 9 seconds 22 milliseconds of 49 microseconds when 17 | 48 points of 9 seconds 22 milliseconds of 46 microseconds when 17 | 3 microseconds |
| 2 | 50 points of 11 seconds 29 milliseconds of 9 microseconds when 17 | 50 points of 11 seconds 29 milliseconds of 7 microseconds when 17 | 2 microseconds |
| 3 | 53 points of 33 seconds 14 milliseconds of 58 microseconds when 17 | 53 points of 33 seconds 14 milliseconds of 2 microseconds when 17 | 56 microseconds |
(3) drawn by table 2, the difference measured for the first time between the reporting obtained and the reporting measured for the second time is 1 microsecond, and the difference between the reporting that third time measures and the reporting that second time is measured is 54 microseconds, be greater than preset value 50 microsecond, then judge that one-level is from clock 12 fault, one-level reddens from the alarm indicator clock 12, to remind user's one-level to break down from clock 12, needs to keep in repair.At this moment first to keep in repair from clock 12 one-level, and from clock 12, time bias not carried out to one-level.The present embodiment provides reference frame for judging whether one-level is normally run from clock 12.
Claims (10)
1., based on a method for the raising synchronizing clock time precision of PTP protocol, it is characterized in that, the method comprises the following steps,
(1) be connected with verification clock source by time tester, this verification clock source is identical with the synchronous clock source of master clock in PTP territory;
(2) time tester is connected with from clock, to measure this reporting from clock and described verification clock source;
(3) in time synchronization process, time bias is carried out to described from clock with the described reporting recorded.
2. the method for the raising synchronizing clock time precision based on PTP protocol according to claim 1, it is characterized in that, when PTP territory comprises primary master clock and master clock for subsequent use, then measure the described reporting from clock and described primary master clock and store, storing from the reporting of clock and described master clock for subsequent use described in measuring.
3. the method for the raising synchronizing clock time precision based on PTP protocol according to claim 2, is characterized in that, described reporting is stored in described from clock.
4. the method for the raising synchronizing clock time precision based on PTP protocol according to any one of claim 1-3, is characterized in that, described reporting is the mean value drawn after clock several times described in the test of described time tester.
5. the method for the raising synchronizing clock time precision based on PTP protocol according to any one of claim 1-3, it is characterized in that, when the described reporting from clock and front once record should be greater than preset value from the difference between the reporting of clock time, then think that this is from clock fault.
6. the method for the raising synchronizing clock time precision based on PTP protocol according to claim 5, is characterized in that, when described from clock fault time, carry out alarm.
7. the method for the raising synchronizing clock time precision based on PTP protocol according to any one of claim 1-3, it is characterized in that, described verification clock source and synchronous clock source are GPS.
8. the method for the raising synchronizing clock time precision based on PTP protocol according to any one of claim 1-3, it is characterized in that, described verification clock source and synchronous clock source are BDS.
9. the method for the raising synchronizing clock time precision based on PTP protocol according to any one of claim 1-3, is characterized in that, described time tester with described be connected from clock after, the described reporting from clock under different external environment can also be tested.
10. the method for the raising synchronizing clock time precision based on PTP protocol according to any one of claim 1-3, it is characterized in that, described time tester with described be connected from clock after, the described reporting from clock under different link or different networking scene can also be tested.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510364738.0A CN104883235A (en) | 2015-06-26 | 2015-06-26 | Clock time synchronization precision improving method based on PTP protocol |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510364738.0A CN104883235A (en) | 2015-06-26 | 2015-06-26 | Clock time synchronization precision improving method based on PTP protocol |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN104883235A true CN104883235A (en) | 2015-09-02 |
Family
ID=53950579
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510364738.0A Pending CN104883235A (en) | 2015-06-26 | 2015-06-26 | Clock time synchronization precision improving method based on PTP protocol |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104883235A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105429725A (en) * | 2015-11-17 | 2016-03-23 | 中南大学 | SOPC (System on a Programmable Chip) networking based sub-microsecond level clock synchronizing method and system |
| CN109495962A (en) * | 2018-12-25 | 2019-03-19 | 广东浪潮大数据研究有限公司 | A kind of network timing framework and method |
| CN112600641A (en) * | 2020-12-31 | 2021-04-02 | 深圳市英特瑞半导体科技有限公司 | Network equipment time synchronization method, device, equipment and storage medium |
| CN114362866A (en) * | 2021-11-25 | 2022-04-15 | 北京卓越信通电子股份有限公司 | Hot standby system of time synchronization master clock of TSN network |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7689854B2 (en) * | 2006-09-22 | 2010-03-30 | Agilent Technologies, Inc. | Method and apparatus for establishing IEEE 1588 clock synchronization across a network element comprising first and second cooperating smart interface converters wrapping the network element |
| CN102148652A (en) * | 2011-02-17 | 2011-08-10 | 上海奇微通讯技术有限公司 | System and method for measuring network clock synchronization |
| CN102315985A (en) * | 2011-08-30 | 2012-01-11 | 广东电网公司电力科学研究院 | Time synchronization precision test method for intelligent device adopting IEEE1588 protocols |
| CN102664697A (en) * | 2012-04-05 | 2012-09-12 | 中兴通讯股份有限公司 | Network clock synchronization system and method thereof |
| CN103472713A (en) * | 2013-09-25 | 2013-12-25 | 湖州职业技术学院 | Time correction system of clock |
-
2015
- 2015-06-26 CN CN201510364738.0A patent/CN104883235A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7689854B2 (en) * | 2006-09-22 | 2010-03-30 | Agilent Technologies, Inc. | Method and apparatus for establishing IEEE 1588 clock synchronization across a network element comprising first and second cooperating smart interface converters wrapping the network element |
| CN102148652A (en) * | 2011-02-17 | 2011-08-10 | 上海奇微通讯技术有限公司 | System and method for measuring network clock synchronization |
| CN102315985A (en) * | 2011-08-30 | 2012-01-11 | 广东电网公司电力科学研究院 | Time synchronization precision test method for intelligent device adopting IEEE1588 protocols |
| CN102664697A (en) * | 2012-04-05 | 2012-09-12 | 中兴通讯股份有限公司 | Network clock synchronization system and method thereof |
| CN103472713A (en) * | 2013-09-25 | 2013-12-25 | 湖州职业技术学院 | Time correction system of clock |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105429725A (en) * | 2015-11-17 | 2016-03-23 | 中南大学 | SOPC (System on a Programmable Chip) networking based sub-microsecond level clock synchronizing method and system |
| CN105429725B (en) * | 2015-11-17 | 2018-06-12 | 中南大学 | A kind of submicrosecond grade clock synchronizing method and system based on SOPC networkings |
| CN109495962A (en) * | 2018-12-25 | 2019-03-19 | 广东浪潮大数据研究有限公司 | A kind of network timing framework and method |
| CN112600641A (en) * | 2020-12-31 | 2021-04-02 | 深圳市英特瑞半导体科技有限公司 | Network equipment time synchronization method, device, equipment and storage medium |
| CN114362866A (en) * | 2021-11-25 | 2022-04-15 | 北京卓越信通电子股份有限公司 | Hot standby system of time synchronization master clock of TSN network |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20220182164A1 (en) | Method of remotely monitoring the timing performance of a ptp slave | |
| US8750356B2 (en) | Method, apparatus, and system for measuring asymmetric delay of communication path | |
| CN104883235A (en) | Clock time synchronization precision improving method based on PTP protocol | |
| EP2731303B1 (en) | Method and device for implementing automatic compensation for asymmetric delay of 1588 link | |
| US20160315756A1 (en) | Methods, systems, and computer readable media for testing recovered clock quality | |
| CN105991205A (en) | Verifiable and adjustable full synchronous communication network, and implementation method thereof | |
| CN100461721C (en) | System, method and apparatus for testing long-distance frame time delay | |
| CN103166792B (en) | Line asymmetrical compensation method, equipment and system | |
| DE602008004160D1 (en) | ITGEBERN | |
| CN105577309B (en) | A kind of satellite communication system the whole network clock synchronizing method | |
| CN108650050A (en) | A kind of distributed network clock synchronous method | |
| CN105376043B (en) | A kind of method for synchronizing time of double board systems | |
| RU2554538C2 (en) | Synchronisation of clock generators for differential line protection | |
| US10320507B2 (en) | Method for determining a propagation time of a telegram in a communication network, and corresponding network components | |
| CN106487467A (en) | A kind of time synchronized deviation detecting method and device | |
| CN102916743A (en) | Time delay asymmetric difference accurate measurement method | |
| CN104080115A (en) | Time synchronization performance monitoring method, device and system | |
| CN104049525A (en) | Method for eliminating phase differences between multiple time input sources in clock | |
| CN104683088A (en) | Multi-reference synchronization method, device and system | |
| CN103916204A (en) | Cloud synchronization method of high-precision timing system of optical network | |
| CN103338102A (en) | Time synchronization system in nuclear power plant | |
| CN102546009B (en) | Optical fiber symmetry detecting method and device | |
| CN105187187B (en) | Clock correcting method based on PTP protocol | |
| CN102420715A (en) | IEEE (Institute of Electrical and Electronics Engineers) 1588 protocol negative test method | |
| CN108574547A (en) | A kind of time calibrating method and device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| EXSB | Decision made by sipo to initiate substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| TA01 | Transfer of patent application right | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20171227 Address after: 201203 room 5, building 3000, 802 East Dragon Road, Shanghai, Pudong New Area Applicant after: Shanghai Dongtu vision Industrial Technology Co. Ltd. Address before: 201112 room 4, Lane 1369, Lane 301-1, Union Road, Shanghai, Minhang District Applicant before: Shanghai DIGIGRID Intelligent Technology Co., Ltd. |
|
| WD01 | Invention patent application deemed withdrawn after publication | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20150902 |