CN104881339B - A kind of test device, test method and display system - Google Patents

A kind of test device, test method and display system Download PDF

Info

Publication number
CN104881339B
CN104881339B CN201510253744.9A CN201510253744A CN104881339B CN 104881339 B CN104881339 B CN 104881339B CN 201510253744 A CN201510253744 A CN 201510253744A CN 104881339 B CN104881339 B CN 104881339B
Authority
CN
China
Prior art keywords
coded data
brightness value
programmable gate
gate array
field programmable
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201510253744.9A
Other languages
Chinese (zh)
Other versions
CN104881339A (en
Inventor
狄磊磊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
InfoVision Optoelectronics Kunshan Co Ltd
Original Assignee
InfoVision Optoelectronics Kunshan Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by InfoVision Optoelectronics Kunshan Co Ltd filed Critical InfoVision Optoelectronics Kunshan Co Ltd
Priority to CN201510253744.9A priority Critical patent/CN104881339B/en
Publication of CN104881339A publication Critical patent/CN104881339A/en
Application granted granted Critical
Publication of CN104881339B publication Critical patent/CN104881339B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Liquid Crystal (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

The present invention provides a kind of test device comprising safe digital card, field programmable gate array and storage unit.Safe digital card is for storing coded data.Field programmable gate array is connect with safe digital card, and compression processing is carried out for reading the coded data stored in safe digital card, and by coded data.Storage unit is connect with field programmable gate array, and for caching the compressed coded data of field programmable gate array, and storage unit includes multiple memories.Wherein, field programmable gate array is additionally operable to call the compressed coded data cached in multiple memories, and compressed coded data is unziped it and decoding process, to export test signal.The present invention also provides a kind of display system and test methods.Test device, display system and test method of the present invention carry out compression processing using field programmable gate array to coded data, and data processing and arithmetic speed are fast, improve the efficiency of data transmission and the utilization rate of processor.

Description

A kind of test device, test method and display system
Technical field
The present invention relates to technical field of liquid crystal display more particularly to a kind of test device, using the aobvious of the test device Show system and a kind of test method.
Background technology
With the rapid development of display technology, there is liquid crystal display (Liquid Crystal Display, LCD) skill Art, and its various field that are widely used, such as mobile phone, computer and other various equipment for having display demand, instruments.
Currently, existing 2k, that is, 2560*1440 resolution ratio liquid crystal module picture below shows test device, largely make It is used as driving chip with advanced reduced instruction set machine (Advanced RISC Machines, ARM).Because of ARM chip interiors The modules such as liquid crystal display, picture decoding are integrated with, the complexity of programming are greatly simplified, so using ARM as liquid crystal mould Group display driver chip is welcome by most people.It can be compiled however, the data processing of ARM, arithmetic speed lag far behind scene Journey gate array (Field-Programmable Gate Array, FPGA), and using ARM chips for current liquid crystal display For field, most of function is not used, this is also undoubtedly a kind of waste of resource.
Accordingly, it is desirable to provide a kind of test device, which includes data processing and the high driving of arithmetic speed Chip can solve above-mentioned problems of the prior art.
Invention content
In view of problem above, the present invention provides a kind of test device, and data processing and arithmetic speed are high, and the used time is few, and Utilization rate is high.
A kind of test device provided by the invention, for exporting test signal to equipment is shown, to judge that the display is set Whether standby normally to show, the test device includes safe number card, field programmable gate array and storage unit.The peace Full digital code card is for storing coded data.The field programmable gate array is connect with the safe digital card, for reading The coded data stored in safe digital card is stated, and the coded data is subjected to compression processing.The storage unit with The field programmable gate array connection, for the compressed coded data of the field programmable gate array to be cached, And the storage unit includes multiple memories.Wherein, the field programmable gate array is additionally operable to call the multiple storage The compressed coded data cached in device, and the compressed coded data is unziped it and decoding process, To export the test signal.
Further, the compressed coded data be pixel Benchmark brightness value information and its brightness value with it is described The location information of the identical pixel of Benchmark brightness value.
Further, the Benchmark brightness value of the pixel includes multiple and different pixel brightness value.
Further, the number of the multiple memory is two, and the memory is synchronous DRAM.
Further, the test device further includes clock and reseting module, the clock and reseting module and the peace Full digital code card, the field programmable gate array, the first memory and the second memory connect and provide work institute The clock signal needed.
The present invention also provides a kind of display system, the display system includes display module and test dress as described above It sets.The display module is used to receive the test signal of the field programmable gate array output, and exports display picture.
Further, the display module is liquid crystal display.
The present invention also provides a kind of test method, the test method is for exporting test signal to equipment is shown, to sentence Whether the display equipment of breaking can normally show that the test method includes step:Data after coding are stored;It reads Coded data, and the coded data is subjected to compression processing;Compressed coded data is cached;Call the compression Coded data afterwards, and the compressed coded data is unziped it and decoding process, to export the test signal.
Further, further include step by coded data progress compression processing:Take the brightness value of a pixel as base Quasi- brightness value, and all pixels brightness value by the absolute value of the grayscale difference with the Benchmark brightness value less than setting value is all provided with It is set to the Benchmark brightness value, records the Benchmark brightness value information and its brightness value and the Benchmark brightness value phase of the pixel The location information of same pixel.
Further, the Benchmark brightness value includes multiple and different pixel brightness value, and each two adjacent pixel base The absolute value of difference between quasi- brightness value is greater than or equal to the value that twice of setting value subtracts one.
The test device of the present invention uses field programmable gate array using the display system and test method of test device As processor, compression processing is carried out to coded data using field programmable gate array, and be cached in multiple memories, made It obtains test device data processing and arithmetic speed improves, improve the efficiency of data transmission and the utilization rate of processor.
Description of the drawings
Fig. 1 is the module diagram of the test device of one embodiment of the invention.
Fig. 2 a- Fig. 2 g are that the first memory of test device of one embodiment of the invention and the data of second memory are deposited Take process schematic.
Fig. 3 is that the part of the test device of one embodiment of the invention shows the pixel brightness value schematic diagram of picture.
Fig. 4 is the module diagram of the display system of one embodiment of the invention.
Fig. 5 is the step flow chart of the test method of one embodiment of the invention.
Specific implementation mode
It is of the invention to reach the technological means and effect that predetermined goal of the invention is taken further to illustrate, below in conjunction with Attached drawing and preferred embodiment, to propose according to the present invention test device, display system and test method its specific implementation mode, Method, step, structure, feature and effect are described in detail as after.
For the present invention aforementioned and other technology contents, feature and effect, in following cooperation with reference to the preferable reality of schema Applying in the detailed description of example to be clearly presented.It is predetermined when that can reach to the present invention by the explanation of specific implementation mode The technological means and effect that purpose is taken be able to more deeply and it is specific understand, however institute's accompanying drawings be only to provide with reference to Purposes of discussion is not intended to limit the present invention.
Referring to Fig. 1, Fig. 1 is the module diagram of the test device of one embodiment of the invention, as shown in Figure 1, test Device includes safe digital card 10, field programmable gate array 12 and storage unit, and wherein storage unit includes multiple memories. In inventing an embodiment, storage unit includes two memories, is first memory 14 and second memory 16 respectively.It can With understanding, the number for the memory that storage unit includes is not limited to two.
Wherein, safe digital card 10, for storing coded data.Field programmable gate array 12 connects with safe digital card 10 It connects, compression processing is carried out for reading the coded data stored in safe digital card 10, and by coded data.First memory 14 And second memory 16 is connect with field programmable gate array 12, is used for 12 compressed coding of field programmable gate array Data are cached.Further, field programmable gate array 10 is additionally operable to call first memory 14 and second memory 16 The compressed coded data of middle caching, and compressed coded data is unziped it and decoding process, to export test Signal.
Wherein, test device further includes clock and reseting module (not shown), clock and reseting module and safe number Code card 10, field programmable gate array 12, first memory 14 and second memory 16 connect, be safe digital card 10, Field programmable gate array 12, first memory 14 and second memory 16 provide the clock signal needed for work.In addition, at this In embodiment, coded data is so that existing for the format of bitmap (Bitmap, BMP), BMP format data structures include fileinfo Head, message bit pattern head, color table and RGB color array, also, BMP data is in storage, is by from left to right in scan line It is stored, is from top to bottom between scan line.
Please refer to the first storage of the test device that Fig. 2 a- Fig. 2 g, Fig. 2 a- Fig. 2 g are one embodiment of the invention The data access process schematic of device 14 and second memory 16.As shown in Fig. 2 a- Fig. 2 c, first memory 14 and second deposit Reservoir 16 is synchronous DRAM (Synchronous Dynamic Random Access Memory, SDRAM). In the present embodiment, first memory 14 will can be first stored in by 12 compressed coded data of field programmable gate array In, if the memory space inadequate of first memory 14 is to store all data, it can will pass through field programmable gate array 12 Compressed coded data is stored in second memory 16.Certainly it will be appreciated by those skilled in the art that, can also incite somebody to action It is first stored in second memory 16 by 12 compressed coded data of field programmable gate array, if second memory 16 When memory space inadequate is to store all data, it can will pass through 12 compressed coded data of field programmable gate array and store In first memory 14;In addition it can will also pass through 12 compressed data of field programmable gate array while be stored in first and deposit In reservoir 14 and second memory 16.
Further, as shown in Fig. 2 d- Fig. 2 g, field programmable gate array is to being stored in first memory 14 and second When compressed coded data in memory 16 is called, the compressed coded number in first memory 14 can be first called According to the compressed coded data in either second memory 16, first memory 14 and second can also be called to store simultaneously Compressed coded data in device 16.It should be noted that first memory 14 and storage of the second memory 16 to data It is carried out at the same time with calling, for example, when field programmable gate array 12 is called the data in first memory 14, Also the storage of data can be carried out at the same time, that is to say, that field programmable gate array 12 is by a part of number in first memory 14 After calling, at this point, the memory of first memory 14 has certain spare space, therefore field programmable gate array 12 can Data are stored into first memory 14.Likewise, when field programmable gate array 12 to the data in second memory 16 into When row calls, it can also be carried out at the same time the storage of data, that is to say, that field programmable gate array 12 will be in second memory 16 After a part of data call, at this point, the memory of second memory 16 has certain spare space, therefore field programmable gate Array 12 can store data into second memory 16.
Fig. 3 is that the part of the test device of one embodiment of the invention shows the pixel brightness value schematic diagram of picture, such as Fig. 3 institutes Show, part shows the pel array of the 3*3 of picture, includes the first pixel 1, the second pixel 2 and third per a line pel array Pixel 3.The brightness value of first pixel 1 of the pel array of the first row is grayscale 125, the second pixel of the pel array of the first row 2 brightness value is green 255, and the brightness value of the third pixel 2 of the pel array of the first row is grayscale 123.The pixel battle array of second row The brightness value of first pixel 1 of row is grayscale 122, and the brightness value of the second pixel 2 of the pel array of the second row is white 255, the The brightness value of the third pixel 3 of two rows is grayscale 125.The brightness value of first pixel 1 of the third line is red 255, the of the third line The brightness value of two pixels 2 is white 255, and the brightness value of the third pixel 3 of the third line is grayscale 120.
Wherein, what the grayscale 125 of the first pixel 1 of the first row represented is the brightness of sub-pixel red, green, blue in pixel 1 Value is 125, it follows that the brightness value of the sub-pixel red, green, blue in the third pixel 3 of the first row is 123, the second row The first pixel 1 in the brightness value of sub-pixel red, green, blue be 122, the sub-pixel in the third pixel 3 of the second row is red, Green, blue brightness value is 125, and the brightness value of the sub-pixel red, green, blue in the third pixel 3 of the third line is 120.In addition, The brightness value of second pixel 2 of the first row is that green 255 represent is that second pixel 2 only shows green, the of same the third line The brightness value of one pixel 1 be red 255 represent be that first pixel 1 is only displayed in red, and the second pixel 2 and third of the second row The brightness value of the second capable pixel 2 be it is white 255 indicate be this two pixels three kinds of colors of sub-pixel red, green, blue brightness It is worth identical and reaches maximum, at this point, picture is shown as complete white picture.Wherein, grayscale represents picture by most secretly to most bright The stratum level of different brightness values.
In an embodiment of the present invention, field programmable gate array 12 can be by a pixel in above-mentioned pel array Brightness value is as Benchmark brightness value, such as grayscale 120.It certainly, can also be by above-mentioned picture in the other embodiment of the present invention Grayscale difference is averaged less than all pixels brightness value of setting value (such as setting value is 5) in pixel array, and this is averaged Value is used as a Benchmark brightness value.In the present embodiment, field programmable gate array 12 regard grayscale 120 as Benchmark brightness value, And field programmable gate array 12 will be less than setting value (such as setting value with the absolute value for the difference that brightness value is grayscale 120 It is set as grayscale 120 for the brightness value of other pixels 5), and records the Benchmark brightness value information and its brightness value and be somebody's turn to do The location information of the identical pixel of Benchmark brightness value.That is, 12 compressed coded data of field programmable gate array is The location information of the Benchmark brightness value information and its brightness value and the identical pixel of Benchmark brightness value of pixel.In the present embodiment In, the Benchmark brightness value of pixel includes multiple and different pixel brightness value, between each two adjacent pixel Benchmark brightness value The absolute value of difference is greater than or equal to the value that twice of setting value subtracts one.For example, being under grayscale 120 is adjacent with Benchmark brightness value One Benchmark brightness value is grayscale 129.
Referring to Fig. 4, Fig. 4 is the module diagram of the display system of one embodiment of the invention, as shown in figure 4, display System includes test device and display module 18 as shown in Figure 1, and display module 18 is for receiving field programmable gate array 12 The test signal of output, and export display picture.In one embodiment of this invention, display module 18 can be liquid crystal display.
Referring to Fig. 5, Fig. 5 is the step flow chart of the test method of one embodiment of the invention, test side of the invention Method is for exporting test signal to equipment is shown, to judge to show whether equipment can normally show.Fig. 4 and Fig. 5 are please also refer to, Test method includes step:
S41:Data after coding are stored;In this step, the data after coding be with bitmap (Bitmap, BMP format) is stored in safe digital card 10, and BMP format data structures include file information head, message bit pattern head, colour Table and RGB color array, also, BMP data is in storage, be in scan line by from left to right being stored, scan line it Between be from top to bottom.
S42:Coded data is read, and coded data is subjected to compression processing;In this step, field programmable gate array 12 read the coded data being stored in safe digital card 10, and the coded data is carried out compression processing.To coded data into The specific implementation method of row compression processing is disclosed in detail in the associated description with Fig. 1, therefore details are not described herein.
S43:Compressed coded data is cached;In this step, after field programmable gate array 12 will compress Coded data cache into first memory 14 and second memory 16, due in first memory 14 and second memory 16 The data of caching are the coded data after 12 compression processing of field programmable gate array, therefore first memory 14 and second are deposited The coded data after more compression processings, and field programmable gate array 12 and first memory 14 can be stored in reservoir 16 And the data output speed between second memory 16 improves.
S44:It calls compressed coded data, and compressed coded data is unziped it and decoding process, with Export test signal.In this step, field programmable gate array 12 will be stored in first memory 14 and second memory 16 In compressed coded data, and processing and decoding process are unziped it to compressed coded data.In this embodiment party In formula, field programmable gate array 12 is decoded the coded data after decompression, due to data be according to BMP said shanks, The data that mode i.e. from left to right, from top to bottom is stored, and shown in display module 18 are from top to bottom, from left to right Mode is shown, therefore the needs of field programmable gate array 12 are decoded the BMP files of coding, so that it can normally show Show on the display screen of display module 18.
The test device of the present invention uses field programmable gate array using the display system and test method of test device 12 are used as processor, carry out compression processing to coded data using field programmable gate array 12, and be cached in multiple memories In so that test device data processing and arithmetic speed improve, and improve the efficiency of data transmission and the utilization rate of processor.
Specific case used herein to test device, display system and the test method of the present invention and embodiment into Elaboration is gone, the explanation of embodiment of above is merely used to help understand the method and its core concept of the present invention;Meanwhile for Those of ordinary skill in the art have change in specific embodiments and applications according to the thought of the present invention Place, to sum up, the content of the present specification should not be construed as limiting the invention.

Claims (9)

1. a kind of test device, for exporting test signal to equipment is shown, to judge whether the display equipment can normally show Show, which is characterized in that the test device includes:
Safe digital card, the safe digital card is for storing coded data;
Field programmable gate array, the field programmable gate array are connect with the safe digital card, for reading the peace The coded data stored in full digital code card, and the coded data is subjected to compression processing;And
Storage unit is connect with the field programmable gate array, is used for the compressed volume of the field programmable gate array Code data are cached, and the storage unit includes multiple memories:
Wherein, the field programmable gate array is additionally operable to call the compressed coding cached in the multiple memory Data, and the compressed coded data is unziped it and decoding process, to export the test signal;
Wherein, the compressed coded data is the Benchmark brightness value information of pixel and its brightness value and the Benchmark brightness It is worth the location information of identical pixel.
2. test device as described in claim 1, which is characterized in that the Benchmark brightness value of the pixel includes multiple and different Pixel brightness value.
3. test device as described in claim 1, which is characterized in that the number of the multiple memory is two, described to deposit Reservoir is synchronous DRAM.
4. test device as described in claim 1, which is characterized in that the test device further includes clock and reseting module, The clock and reseting module and the safe digital card, the field programmable gate array, the storage unit first are deposited Reservoir and the second memory of the storage unit connect and provide the clock signal needed for work.
5. a kind of display system, which is characterized in that the display system includes that the test of Claims 1-4 any one such as fills It sets, the display system further includes:
Display module, the test signal for receiving the field programmable gate array output, and export display picture.
6. display system as claimed in claim 5, which is characterized in that the display module is liquid crystal display.
7. a kind of test method, for exporting test signal to equipment is shown, to judge whether the display equipment can normally show Show, which is characterized in that the test method includes step:
Data after coding are stored;
Coded data is read, and the coded data is subjected to compression processing;
Compressed coded data is cached;
It calls the compressed coded data, and the compressed coded data is unziped it and decoding process, with Export the test signal;
Wherein, the compressed coded data is the Benchmark brightness value information of pixel and its brightness value and the Benchmark brightness It is worth the location information of identical pixel.
8. test method as claimed in claim 7, which is characterized in that further wrap coded data progress compression processing Include step:
It takes the brightness value of a pixel as Benchmark brightness value, and the absolute value of the grayscale difference with the Benchmark brightness value is less than The brightness value of all pixels of setting value is set as the Benchmark brightness value, record the Benchmark brightness value information of the pixel with And its location information of brightness value and the identical pixel of the Benchmark brightness value.
9. test method as claimed in claim 8, which is characterized in that the Benchmark brightness value includes that multiple and different pixels is bright Angle value, and the absolute value of the difference between each two adjacent pixel Benchmark brightness value subtracts one more than or equal to twice of setting value Value.
CN201510253744.9A 2015-05-18 2015-05-18 A kind of test device, test method and display system Active CN104881339B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510253744.9A CN104881339B (en) 2015-05-18 2015-05-18 A kind of test device, test method and display system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510253744.9A CN104881339B (en) 2015-05-18 2015-05-18 A kind of test device, test method and display system

Publications (2)

Publication Number Publication Date
CN104881339A CN104881339A (en) 2015-09-02
CN104881339B true CN104881339B (en) 2018-09-18

Family

ID=53948843

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510253744.9A Active CN104881339B (en) 2015-05-18 2015-05-18 A kind of test device, test method and display system

Country Status (1)

Country Link
CN (1) CN104881339B (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101325696A (en) * 2007-06-15 2008-12-17 中兴通讯股份有限公司 Method and apparatus for transferring video data to IP data
CN101770089A (en) * 2008-12-26 2010-07-07 京东方科技集团股份有限公司 Liquid crystal display module tester
CN102883167A (en) * 2012-09-19 2013-01-16 旗瀚科技有限公司 Video image data processing method and system
CN102998501A (en) * 2012-12-28 2013-03-27 福建利利普光电科技有限公司 Method for achieving data compression of digital oscilloscope based on field programmable gata array
CN103248369A (en) * 2013-05-21 2013-08-14 南京畅洋科技有限公司 Compression system and method based on FPFA (Field Programmable Gate Array)
CN103747208A (en) * 2013-12-17 2014-04-23 记忆科技(深圳)有限公司 Video identification device based on large-capacity storage and remote shooting equipment

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4189883B2 (en) * 2004-06-24 2008-12-03 インターナショナル・ビジネス・マシーンズ・コーポレーション Image compression apparatus, image processing system, image compression method, and program
JP4954316B2 (en) * 2010-06-17 2012-06-13 シャープ株式会社 Document creation apparatus, document creation method, document creation program, and recording medium

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101325696A (en) * 2007-06-15 2008-12-17 中兴通讯股份有限公司 Method and apparatus for transferring video data to IP data
CN101770089A (en) * 2008-12-26 2010-07-07 京东方科技集团股份有限公司 Liquid crystal display module tester
CN102883167A (en) * 2012-09-19 2013-01-16 旗瀚科技有限公司 Video image data processing method and system
CN102998501A (en) * 2012-12-28 2013-03-27 福建利利普光电科技有限公司 Method for achieving data compression of digital oscilloscope based on field programmable gata array
CN103248369A (en) * 2013-05-21 2013-08-14 南京畅洋科技有限公司 Compression system and method based on FPFA (Field Programmable Gate Array)
CN103747208A (en) * 2013-12-17 2014-04-23 记忆科技(深圳)有限公司 Video identification device based on large-capacity storage and remote shooting equipment

Also Published As

Publication number Publication date
CN104881339A (en) 2015-09-02

Similar Documents

Publication Publication Date Title
KR101007172B1 (en) Blending multiple display layers
CN106339196A (en) Data compression and decompression method of DeMura table and Mura compensation method
US9449362B2 (en) Techniques for reducing accesses for retrieving texture images
US7868898B2 (en) Methods and apparatus for efficiently accessing reduced color-resolution image data
CN112929672B (en) Video compression method, device, equipment and computer readable storage medium
CN108055578A (en) A kind of image processing method, device and vision signal splicing device
CN112925499B (en) Method for realizing large loading of receiving card, receiving card and data processing system
US20230296896A1 (en) Image display method, image display device and readable storage medium
CN110189384B (en) Image compression method, device, computer equipment and storage medium based on Unity3D
US11616895B2 (en) Method and apparatus for converting image data, and storage medium
CN106251832B (en) A kind of method for caching and processing and device shown for mobile terminal
CN106408641B (en) A kind of caching method and device of image data
EP2504814B1 (en) Decoding system and method operable on encoded texture element blocks
CN110737321A (en) image display device and method for displaying background image with low power consumption
CN104881339B (en) A kind of test device, test method and display system
CN109448077A (en) A kind of method, apparatus, equipment and storage medium that multi-layer image merges
US20060033753A1 (en) Apparatuses and methods for incorporating an overlay within an image
CN110619667B (en) PNG picture compression method and system
US10178359B2 (en) Macropixel processing system, method and article
EP1513106A3 (en) Image-processing device, its method, its program, and recording medium storing the program
CN103034972B (en) The method that realizes of image processing platform and image processing platform
CN114067004A (en) Image processing method, image processing device, computer equipment and storage medium
US20080055319A1 (en) Apparatus and Method of Conversing Data
CN105306836B (en) A kind of image display method and apparatus
US9898831B2 (en) Macropixel processing system, method and article

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
EXSB Decision made by sipo to initiate substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CP01 Change in the name or title of a patent holder

Address after: 215301, 1, Longteng Road, Kunshan, Jiangsu, Suzhou

Patentee after: InfoVision Optoelectronics(Kunshan)Co.,Ltd.

Address before: 215301, 1, Longteng Road, Kunshan, Jiangsu, Suzhou

Patentee before: INFOVISION OPTOELECTRONICS (KUNSHAN) Co.,Ltd.

CP01 Change in the name or title of a patent holder