CN104809093A - Method and device for processing data transmitted by serial interface - Google Patents
Method and device for processing data transmitted by serial interface Download PDFInfo
- Publication number
- CN104809093A CN104809093A CN201510172317.8A CN201510172317A CN104809093A CN 104809093 A CN104809093 A CN 104809093A CN 201510172317 A CN201510172317 A CN 201510172317A CN 104809093 A CN104809093 A CN 104809093A
- Authority
- CN
- China
- Prior art keywords
- data
- storage queue
- buffer storage
- described data
- line journey
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Communication Control (AREA)
Abstract
Embodiments of the invention disclose a method and a device for processing data transmitted by a serial interface. The method comprises the following steps: setting a data cache queue having a variable length; when the serial interface receives data to be written in, employing a data input thread to put the data to be written in at the tail of the data cache queue; employing a data output thread to sequentially read out the data from the data cache queue, wherein a mutual exclusion access to the data cache queue is ensured by a cross-thread synchronizing mechanism between the data output thread and the data input thread. The method and the device for processing the data transmitted by the serial interface provided by the embodiments of the invention ensure the mutual exclusion access of the data input thread and the data output thread to the data cache queue, accordingly increasing the reliability of the serial interface data reading process effectively.
Description
Technical field
The embodiment of the present invention relates to data communication technology field, particularly relates to a kind of method of processing of data to serial line interface transmission and device.
Background technology
Serial line interface is input/output interface very conventional in current mainstream computer system.No matter be the hardware components of computer system itself, relevant computer peripheral equipment, or popular computer program development language, there is good support to serial line interface.Therefore, select carry out with other equipment the communication interface communicated time, developer can compare be ready selection serial line interface to perform data communication.
But, along with improving constantly of chip processing speed, and the continuous increase of the demand of the daily data processing of people, the volume of transmitted data of serial line interface and the demand of data rate are improved constantly.In order to ensure that under higher transmission speed the accuracy that data are transmitted, developer start to use system buffer at the receiving end of serial communication.But, due to inconsistent to the data access of buffer zone, be once written to before making data in system buffer usually cover by the data of rear write-once.In addition, the finite capacity of the system buffer that developer uses, for the situation that disposable transmitted data amount is larger, system buffer is often overflowed.Generally speaking, in existing serial interface communication method, serial line interface is utilized to carry out the reliability of data communication poor.
Summary of the invention
For above-mentioned technical matters, embodiments provide a kind of method of processing of data to serial line interface transmission and device, to improve the reliability that serial interface data reads process.
First aspect, embodiments provide a kind of method processed the data of serial line interface transmission, described method comprises:
The data buffer storage queue with variable-length is set;
When serial line interface receives data to be written, utilize Data In-Line journey that described data to be written are put the afterbody to described data buffer storage queue;
DOL Data Output Line journey is utilized to sequentially read data from described data buffer storage queue, and, between described DOL Data Output Line journey and described Data In-Line journey, keep the exclusive reference to described data buffer storage queue by cross-thread synchronization mechanism.
Second aspect, the embodiment of the present invention additionally provides a kind of device processed the data of serial line interface transmission, and described device comprises:
Queue arranges module, for arranging the data buffer storage queue with variable-length;
Data write. module, during for receiving data to be written when serial line interface, utilizes Data In-Line journey that described data to be written are put the afterbody to described data buffer storage queue;
Data reading module, from described data buffer storage queue, data are sequentially read for utilizing DOL Data Output Line journey, further, between described DOL Data Output Line journey and described Data In-Line journey, the exclusive reference to described data buffer storage queue is kept by cross-thread synchronization mechanism.
The method that processes of data to serial line interface transmission that the embodiment of the present invention provides and device are by arranging the data buffer storage queue with variable-length, when serial line interface receives data to be written, utilize Data In-Line journey that described data to be written are put the afterbody to described data buffer storage queue, DOL Data Output Line journey is utilized to sequentially read data from described data buffer storage queue, and, between described DOL Data Output Line journey and described Data In-Line journey, the exclusive reference to described data buffer storage queue is kept by cross-thread synchronization mechanism, improve the reliability of serial data readout.
Accompanying drawing explanation
Fig. 1 is the process flow diagram to the method that the data of serial line interface transmission process that first embodiment of the invention provides;
Fig. 2 is the process flow diagram to data write in the method that processes of data of serial line interface transmission that second embodiment of the invention provides;
Fig. 3 is the process flow diagram to data reading in the method that processes of data of serial line interface transmission that third embodiment of the invention provides;
Fig. 4 is the process flow diagram to the method that the data of serial line interface transmission process that fourth embodiment of the invention provides;
Fig. 5 is the structural drawing to the device that the data of serial line interface transmission process that fifth embodiment of the invention provides.
Embodiment
Below in conjunction with drawings and Examples, the present invention is described in further detail.Be understandable that, specific embodiment described herein is only for explaining the present invention, but not limitation of the invention.It also should be noted that, for convenience of description, illustrate only part related to the present invention in accompanying drawing but not entire infrastructure.
First embodiment
Present embodiments provide a kind of technical scheme to the method that the data of serial line interface transmission process.In this technical scheme, the method that the data of serial line interface transmission process is comprised: the data buffer storage queue with variable-length is set; When serial line interface receives data to be written, utilize Data In-Line journey that described data to be written are put the afterbody to described data buffer storage queue; DOL Data Output Line journey is utilized to sequentially read data from described data buffer storage queue, and, between described DOL Data Output Line journey and described Data In-Line journey, keep the exclusive reference to described data buffer storage queue by cross-thread synchronization mechanism.
See Fig. 1, the method that the described data transmitted serial line interface process comprises: operation 11 to operation 13.
In operation 11, the data buffer storage queue with variable-length is set.
In order to prevent because arrange the buffer zone of regular length and the data from overflow that produces, the data buffer storage queue with variable-length is set in the internal memory of computing machine.Set data buffer storage queue is used for the data that buffer memory is transmitted by serial line interface.
In operation 12, when serial line interface receives data to be written, utilize Data In-Line journey that described data to be written are put the afterbody to described data buffer storage queue.
Start Data In-Line journey when serial line interface receives the data needing to write described data buffer storage queue.Described Data In-Line journey is the thread being used for the data to be written received to write to described data buffer storage queue specially.
When the data to be written received are write to described data buffer storage queue by described input thread, described Data In-Line journey does not cover the data write in described data buffer storage queue, but by the deposit data to be written afterbody in described data buffer storage queue.Such as, if before needs write data " 025 " in described data buffer storage queue, stored data " 8549 " in described data buffer storage queue, then, after writing data " 025 ", the data stored in described data buffer storage queue are " 8549025 ".Can the writing mode that this afterbody having write deposits the data re-write be called additional.
In operation 13, DOL Data Output Line journey is utilized to sequentially read data from described data buffer storage queue, and, between described DOL Data Output Line journey and described Data In-Line journey, keep the exclusive reference to described data buffer storage queue by cross-thread synchronization mechanism.
Preferably, the sense data of DOL Data Output Line journey order from described data buffer storage queue can be utilized.Preferred further, described DOL Data Output Line journey every fixed time interval, can check in described data buffer storage queue whether be cached with data, is cached with data, then sense data from described data buffer storage queue if find in described data buffer storage queue.
In addition, it should be noted that, utilize inter-thread communication mechanism can ensure that described DOL Data Output Line journey and the access of described Data In-Line journey to described data buffer storage queue are the access of mutual exclusion.That is, described DOL Data Output Line journey and described Data In-Line journey can not access described data buffer storage queue in the same moment.
Described inter-thread communication mechanism can be incompatible lock mechanism or conditional-variable mechanism.
Mutual exclusion lock can be regarded as a kind of semaphore, is commonly used to prevent multiple thread from accessing identical shared resource at synchronization.Under incompatible lock mechanism, the thread only opening mutual exclusion lock can obtain execution, and other threads can only wait for that mutual exclusion lock just likely obtains execution after being released.Incompatible lock mechanism can be realized by the lock key word in C# language or the synchronized key word in Java language.
Conditional-variable mechanism is another inter-thread communication mechanism.Concrete, by sharing the conditional-variable of the overall situation between thread, to realize between thread synchronous for it.Such as, when the value of conditional-variable is 0, a thread obtains the authority be performed.And when the value of conditional-variable is 1, another one thread obtains the authority be performed.
The present embodiment has the data buffer storage queue of variable-length by arranging, when serial line interface receives data to be written, utilize Data In-Line journey by described data to be written, DOL Data Output Line journey is utilized to sequentially read data from described data buffer storage queue, and, between described DOL Data Output Line journey and described Data In-Line journey, the exclusive reference to described data buffer storage queue is kept by cross-thread synchronization mechanism, the data writing buffer memory can not lost because of the space constraint of buffer area again, and the data having write buffer memory can not be capped, thus improve the reliability of serial data readout.
Second embodiment
The present embodiment, based on the above embodiment of the present invention, further provides when serial line interface receives data to be written, utilizes Data In-Line journey that described data to be written are put a kind of technical scheme of the afterbody to described data buffer storage queue.In this technical scheme, utilize the afterbody that described data to be written are put to described data buffer storage queue by Data In-Line journey to comprise: utilize described Data In-Line journey by the data on serial line interface by turn read to the buffer zone pre-set; Cyclic redundancy check (CRC) (Cyclic redundant check, CRC) is carried out to the data in described buffer zone; Remove the CRC position in described buffer zone in data; Utilize described Data In-Line journey that the mode that the data in buffer zone add with afterbody is write data buffer storage queue described in duty.
Operation 21 in, utilize described Data In-Line journey by the data on serial line interface by turn read to the buffer zone pre-set.
Described Data In-Line journey is the threads of the data for being received by serial line interface stored in data buffer storage queue.In order to be that data are more reliable stored in process, described Data In-Line journey uses buffer zone to carry out the unloading of data.Described buffer zone is the one piece of memory address space be pre-created.It has fixing space size.And, the frame data that the enough storage string line interfaces of space size of described buffer zone receive.
Described Data In-Line journey, when reading described data to be written from described serial line interface, should adopt the mode that order by turn reads.The data received by described serial line interface so just ensured are read to described buffer zone by complete.
In operation 22, CRC is carried out to the data in described buffer zone.
If add CRC position from the data to be written that described serial line interface receives, then can utilize the CRC position in data, CRC is performed to described data to be written.
In operation 23, remove the CRC position in described buffer zone in data.
After completing CRC to described data to be written, the data described to be written stored from described buffer zone remove the CRC position wherein comprised.
In operation 24, utilize described Data In-Line journey that the mode that the data in buffer zone add with afterbody is write to described data buffer storage queue.
Complete after the CRC check of described data to be written and the removal of check bit, the mode that the data to be written completing aforesaid operations add with afterbody is write to described data buffer storage queue.Concrete, by complete CRC check and check bit removal after deposit data to be written at the afterbody of described data buffer storage queue.
It should be noted that, if do not comprise CRC position from the data to be written that serial line interface receives, then do not need executable operations 22 and operation 23.
The present embodiment by Data In-Line journey by the data on serial line interface by turn read to the buffer zone pre-set, and utilize described Data In-Line journey that the mode that the data in buffer zone add with afterbody is write to described data buffer storage queue, thus achieve the data received from serial line interface are write to described data buffer storage queue reliably.
3rd embodiment
The present embodiment, based on the above embodiment of the present invention, further provides a kind of technical scheme utilizing DOL Data Output Line journey to sequentially read data from described data buffer storage queue.In this technical scheme, utilize DOL Data Output Line journey to sequentially read data from described data buffer storage queue, comprising: every fixed time interval, utilize described DOL Data Output Line journey whether to check in described data buffer storage queue with data; If with data in described data buffer storage queue, utilize described DOL Data Output Line journey, and read the data in described data buffer storage queue in first-in first-out mode; Described DOL Data Output Line journey is utilized to empty described data buffer storage queue.
See Fig. 3, utilize DOL Data Output Line journey to sequentially read data from described data buffer storage queue and comprise: operation 31 to operation 33.
In operation 31, every fixed time interval, described DOL Data Output Line journey is utilized whether to check in described data buffer storage queue with data.
The wait of Fixed Time Interval can be realized by the dormancy of described DOL Data Output Line journey.Whenever described DOL Data Output Line journey completes the dormancy of Fixed Time Interval, after being waken up, described DOL Data Output Line journey checks whether described data buffer storage queue is empty.If described data buffer storage queue is empty, then illustrates in described data buffer storage queue and do not write data; If described data buffer storage queue is not empty, then illustrate in described data buffer storage queue with data.
In operation 32, if with data in described data buffer storage queue, utilize described DOL Data Output Line journey, and read the data in described data buffer storage queue in first-in first-out mode.
Through the inspection to described data buffer storage queue, if find, with data in described data buffer storage queue, then described DOL Data Output Line journey reads the data stored in described data buffer storage queue in the mode of first-in first-out.
In operation 33, described DOL Data Output Line journey is utilized to empty described data buffer storage queue.
After completing the reading to data in described data buffer storage queue, described DOL Data Output Line journey is utilized to empty described data buffer storage queue, again to write data in described data buffer storage queue.
The present embodiment passes through every fixed time interval, described DOL Data Output Line journey is utilized whether to check in described data buffer storage queue with data, when in described data buffer storage queue with when data, utilize described DOL Data Output Line journey, and read the data in described data buffer storage queue in first-in first-out mode, and utilize described DOL Data Output Line journey to empty described data buffer storage queue, achieve the reliable reading to the data stored in data buffer queue, thus improve the reliability of the data read process of serial line interface.
4th embodiment
Present embodiments provide a kind of technical scheme to the method that the data of serial line interface transmission process.In this technical scheme, by C# codes implement to the method that the data of serial line interface transmission process.Concrete, the method that the described data transmitted serial line interface process comprises: utilize Data In-Line journey data to be written to be placed on the afterbody of the adjustable length data buffer storage queue pre-set; Utilize DOL Data Output Line journey to sequentially read data from described data buffer storage queue, wherein, between described DOL Data Output Line journey and described Data In-Line journey, keep the exclusive reference to described data buffer storage queue by cross-thread synchronization mechanism.
See Fig. 4, the method that the described data transmitted serial line interface process comprises: operation 41 and operation 42.
In operation 41, Data In-Line journey is utilized data to be written to be placed on the afterbody of the adjustable length data buffer storage queue pre-set.
The code of the Data In-Line journey utilizing C# to realize is as follows:
Visible, after reading a character string, the character string read is added into rcvBuilder object by append method by described Data In-Line journey, instead of character string is re-write rcvBuilder object.
After completing the interpolation of character string, by following code, data buffer storage queue is worked as in the write of the character string of all interpolations:
Visible, the queue operation that enters performed message character string is by the operation performed in the program segment of lock key marker, by the constraint of incompatible lock mechanism.
In operation 42, utilize DOL Data Output Line journey to sequentially read data from described data buffer storage queue, wherein, between described DOL Data Output Line journey and described Data In-Line journey, keep the exclusive reference to described data buffer storage queue by cross-thread synchronization mechanism.
The code of the DOL Data Output Line journey utilizing C# to realize is as follows:
Visible, the dequeue operation performed message character string is by the operation performed in the program segment of lock key marker, by the constraint of incompatible lock mechanism.
The afterbody of the present embodiment by utilizing Data In-Line journey data to be written to be placed on the adjustable length data buffer storage queue pre-set, and utilize DOL Data Output Line journey to sequentially read data from described data buffer storage queue, make to cause loss of data because of the spilling of buffer zone, also can not there is the data cover in Buffer Pool, thus effectively improve the reliability that serial interface data reads process.
5th embodiment
Present embodiments provide a kind of technical scheme to the device that the data of serial line interface transmission process.See Fig. 5, in this technical scheme, the device that the described data transmitted serial line interface process comprises: queue arranges module 51, Data write. module 52 and data reading module 53.
Described queue arranges module 51 for arranging the data buffer storage queue with variable-length.
Described Data write. module 52 is for receiving data to be written during when serial line interface, utilize Data In-Line journey that described data to be written are put the afterbody to described data buffer storage queue.
Described data reading module 53 sequentially reads data for utilizing DOL Data Output Line journey from described data buffer storage queue, and, between described DOL Data Output Line journey and described Data In-Line journey, keep the exclusive reference to described data buffer storage queue by cross-thread synchronization mechanism.
Further, described Data write. module 52 comprises: reading submodule and queue write submodule by turn.
Described reading submodule by turn for utilize described Data In-Line journey by the data on serial line interface by turn read to the buffer zone pre-set.
The mode that data in buffer zone add with afterbody is write to described data buffer storage queue for utilizing described Data In-Line journey by described queue write submodule.
Further, described Data write. module 52 also comprises: syndrome module and check bit remove submodule.
Described syndrome module be used for utilize described Data In-Line journey by the data in buffer zone with afterbody add mode write to described data buffer storage queue before, cyclic redundancy check (CRC) is carried out to the data in described buffer zone.
Described check bit is removed submodule and is used for, utilizing before the data in buffer zone write to described data buffer storage queue in the mode that afterbody adds by described Data In-Line journey, removing the cyclic redundancy check (CRC) position in described buffer zone in data.
Further, described data reading module 53 comprises: check that submodule, reading submodule and buffer memory empty submodule.
Whether described inspection submodule is used for every fixed time interval, utilize described DOL Data Output Line journey to check in described data buffer storage queue with data.
Described reading submodule to be used in described data buffer storage queue, with when data, utilizing described DOL Data Output Line journey, and reading the data in described data buffer storage queue in first-in first-out mode.
Described buffer memory empties submodule and empties described data buffer storage queue for utilizing described DOL Data Output Line journey.
Further, described cross-thread synchronization mechanism comprises: incompatible lock mechanism or conditional-variable mechanism.
Those of ordinary skill in the art should be understood that, above-mentioned of the present invention each module or each step can realize with general calculation element, they can concentrate on single calculation element, or be distributed on network that multiple calculation element forms, alternatively, they can realize with the executable program code of computer installation, thus they storages can be performed by calculation element in the storage device, or they are made into each integrated circuit modules respectively, or the multiple module in them or step are made into single integrated circuit module to realize.Like this, the present invention is not restricted to the combination of any specific hardware and software.
Each embodiment in this instructions all adopts the mode of going forward one by one to describe, and what each embodiment stressed is the difference with other embodiments, the same or analogous part between each embodiment mutually see.
The foregoing is only the preferred embodiments of the present invention, be not limited to the present invention, to those skilled in the art, the present invention can have various change and change.All do within spirit of the present invention and principle any amendment, equivalent replacement, improvement etc., all should be included within protection scope of the present invention.
Claims (10)
1., to the method that the data of serial line interface transmission process, it is characterized in that, comprising:
The data buffer storage queue with variable-length is set;
When serial line interface receives data to be written, utilize Data In-Line journey that described data to be written are put the afterbody to described data buffer storage queue;
DOL Data Output Line journey is utilized to sequentially read data from described data buffer storage queue, and, between described DOL Data Output Line journey and described Data In-Line journey, keep the exclusive reference to described data buffer storage queue by cross-thread synchronization mechanism.
2. method according to claim 1, is characterized in that, when serial line interface receives data to be written, utilizes Data In-Line journey that described data to be written are put the afterbody to described data buffer storage queue, comprising:
Utilize described Data In-Line journey by the data on serial line interface by turn read to the buffer zone pre-set;
Utilize described Data In-Line journey that the mode that the data in buffer zone add with afterbody is write to described data buffer storage queue.
3. method according to claim 2, is characterized in that, before the data in buffer zone are write to described data buffer storage queue, utilizes the afterbody that described data to be written are put to described data buffer storage queue by Data In-Line journey also to comprise:
Cyclic redundancy check (CRC) is carried out to the data in described buffer zone;
Remove the cyclic redundancy check (CRC) position in described buffer zone in data.
4. method according to claim 1, is characterized in that, utilizes DOL Data Output Line journey to sequentially read data from described data buffer storage queue, comprising:
Every fixed time interval, described DOL Data Output Line journey is utilized whether to check in described data buffer storage queue with data;
If with data in described data buffer storage queue, utilize described DOL Data Output Line journey, and read the data in described data buffer storage queue in first-in first-out mode;
Described DOL Data Output Line journey is utilized to empty described data buffer storage queue.
5. according to the arbitrary described method of Claims 1-4, it is characterized in that, described cross-thread synchronization mechanism comprises: incompatible lock mechanism or conditional-variable mechanism.
6., to the device that the data of serial line interface transmission process, it is characterized in that, comprising:
Queue arranges module, for arranging the data buffer storage queue with variable-length;
Data write. module, during for receiving data to be written when serial line interface, utilizes Data In-Line journey that described data to be written are put the afterbody to described data buffer storage queue;
Data reading module, from described data buffer storage queue, data are sequentially read for utilizing DOL Data Output Line journey, further, between described DOL Data Output Line journey and described Data In-Line journey, the exclusive reference to described data buffer storage queue is kept by cross-thread synchronization mechanism.
7. device according to claim 6, is characterized in that, described Data write. module comprises:
Reading submodule by turn, for utilize described Data In-Line journey by the data on serial line interface by turn read to the buffer zone pre-set;
Queue write submodule, writes to described data buffer storage queue for utilizing described Data In-Line journey by the mode that the data in buffer zone add with afterbody.
8. device according to claim 7, is characterized in that, described Data write. module also comprises:
Syndrome module, for utilize described Data In-Line journey by the data in buffer zone with afterbody add mode write to described data buffer storage queue before, cyclic redundancy check (CRC) is carried out to the data in described buffer zone;
Check bit remove submodule, for utilize described Data In-Line journey by the data in buffer zone with afterbody add mode write to described data buffer storage queue before, remove the cyclic redundancy check (CRC) position in described buffer zone in data.
9. device according to claim 6, is characterized in that, described data reading module comprises:
Check submodule, for every fixed time interval, utilize described DOL Data Output Line journey whether to check in described data buffer storage queue with data;
Reading submodule, in described data buffer storage queue with when data, utilize described DOL Data Output Line journey, and read the data in described data buffer storage queue in first-in first-out mode;
Buffer memory empties submodule, empties described data buffer storage queue for utilizing described DOL Data Output Line journey.
10. according to the arbitrary described device of claim 6 to 9, it is characterized in that, described cross-thread synchronization mechanism comprises: incompatible lock mechanism or conditional-variable mechanism.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510172317.8A CN104809093A (en) | 2015-04-13 | 2015-04-13 | Method and device for processing data transmitted by serial interface |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510172317.8A CN104809093A (en) | 2015-04-13 | 2015-04-13 | Method and device for processing data transmitted by serial interface |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN104809093A true CN104809093A (en) | 2015-07-29 |
Family
ID=53693927
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510172317.8A Pending CN104809093A (en) | 2015-04-13 | 2015-04-13 | Method and device for processing data transmitted by serial interface |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104809093A (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105808463A (en) * | 2016-02-29 | 2016-07-27 | 惠州市德赛西威汽车电子股份有限公司 | Serial port output method for debugging information in embedded system |
| CN108063809A (en) * | 2017-12-09 | 2018-05-22 | 深圳盛达伟科技有限公司 | Machinery equipment collecting method and acquisition system |
| CN108270692A (en) * | 2017-12-07 | 2018-07-10 | 上海西默通信技术有限公司 | Serial data transmission method in a kind of smart home |
| CN111770030A (en) * | 2019-05-17 | 2020-10-13 | 北京京东尚科信息技术有限公司 | Message persistence processing method, device and storage medium |
| CN115150218A (en) * | 2021-03-30 | 2022-10-04 | 广东博智林机器人有限公司 | Serial communication method, device and system for upper computer and driver |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000261434A (en) * | 1999-03-04 | 2000-09-22 | Nec Corp | Method and system for variable queue length control |
| CN102331981A (en) * | 2011-09-16 | 2012-01-25 | 国电南瑞科技股份有限公司 | Method for realizing conflict-free real-time data access in FPGA (field programmable gate array) |
| CN102790659A (en) * | 2012-07-18 | 2012-11-21 | 福建先创通信有限公司 | Method for transmitting data packet in mobile communication system |
| CN103514261A (en) * | 2013-08-13 | 2014-01-15 | 江苏华大天益电力科技有限公司 | Data asynchronization storage and access mechanism applied to industrial control system |
| US20140281318A1 (en) * | 2013-03-12 | 2014-09-18 | International Business Machines Corporation | Efficiently searching and modifying a variable length queue |
-
2015
- 2015-04-13 CN CN201510172317.8A patent/CN104809093A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000261434A (en) * | 1999-03-04 | 2000-09-22 | Nec Corp | Method and system for variable queue length control |
| CN102331981A (en) * | 2011-09-16 | 2012-01-25 | 国电南瑞科技股份有限公司 | Method for realizing conflict-free real-time data access in FPGA (field programmable gate array) |
| CN102790659A (en) * | 2012-07-18 | 2012-11-21 | 福建先创通信有限公司 | Method for transmitting data packet in mobile communication system |
| US20140281318A1 (en) * | 2013-03-12 | 2014-09-18 | International Business Machines Corporation | Efficiently searching and modifying a variable length queue |
| CN103514261A (en) * | 2013-08-13 | 2014-01-15 | 江苏华大天益电力科技有限公司 | Data asynchronization storage and access mechanism applied to industrial control system |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105808463A (en) * | 2016-02-29 | 2016-07-27 | 惠州市德赛西威汽车电子股份有限公司 | Serial port output method for debugging information in embedded system |
| CN108270692A (en) * | 2017-12-07 | 2018-07-10 | 上海西默通信技术有限公司 | Serial data transmission method in a kind of smart home |
| CN108063809A (en) * | 2017-12-09 | 2018-05-22 | 深圳盛达伟科技有限公司 | Machinery equipment collecting method and acquisition system |
| CN108063809B (en) * | 2017-12-09 | 2020-11-13 | 深圳盛达伟科技有限公司 | Machine equipment data acquisition method and acquisition system |
| CN111770030A (en) * | 2019-05-17 | 2020-10-13 | 北京京东尚科信息技术有限公司 | Message persistence processing method, device and storage medium |
| CN115150218A (en) * | 2021-03-30 | 2022-10-04 | 广东博智林机器人有限公司 | Serial communication method, device and system for upper computer and driver |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101452400B (en) | Method and system for processing transaction buffer overflow in multiprocessor system | |
| CN104809093A (en) | Method and device for processing data transmitted by serial interface | |
| TWI616890B (en) | Low power entry in a shared memory link | |
| KR101895763B1 (en) | Sharing memory and i/o services between nodes | |
| CN108268382A (en) | The full row write of two-level memory device enters | |
| CN103218176B (en) | Data processing method and device | |
| CN102567146B (en) | Log backup method and device and smart card | |
| US8825922B2 (en) | Arrangement for processing trace data information, integrated circuits and a method for processing trace data information | |
| CN105684020B (en) | Order book management equipment in hardware platform | |
| CN103544054A (en) | Method, apparatus and system for strong atomicity in a transactional memory system | |
| CN111448543B (en) | Memory access technology and computer system | |
| US7818744B2 (en) | Apparatus and method for redundant software thread computation | |
| US20200210195A1 (en) | Managing Trace Information Storage Using Pipeline Instruction Insertion and Filtering | |
| US20120331187A1 (en) | Bandwidth control for a direct memory access unit within a data processing system | |
| US20070050527A1 (en) | Synchronization method for a multi-processor system and the apparatus thereof | |
| WO2014088655A1 (en) | Consistency of data in persistent memory | |
| US8930596B2 (en) | Concurrent array-based queue | |
| CN111124270A (en) | Method, apparatus and computer program product for cache management | |
| WO2019118040A1 (en) | Asynchronous buffer with pointer offsets | |
| CN111274171B (en) | Data transmission device and method | |
| CN107003932B (en) | Cache directory processing method and directory controller of multi-core processor system | |
| EP0386719A2 (en) | Partial store control circuit | |
| CN108108148B (en) | Data processing method and device | |
| CN110720126B (en) | Method for transmitting data mask, memory controller, memory chip and computer system | |
| CN105608028A (en) | EMIF (External Memory Interface) and dual-port RAM (Random Access Memory)-based method for realizing high-speed communication of DSP (Digital Signal Processor) and FPGA (Field Programmable Gate Array) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| EXSB | Decision made by sipo to initiate substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20150729 |