CN104796626A - Hybrid matrix dynamic intelligent EDID (extended display identification data) algorithm - Google Patents
Hybrid matrix dynamic intelligent EDID (extended display identification data) algorithm Download PDFInfo
- Publication number
- CN104796626A CN104796626A CN201510181679.3A CN201510181679A CN104796626A CN 104796626 A CN104796626 A CN 104796626A CN 201510181679 A CN201510181679 A CN 201510181679A CN 104796626 A CN104796626 A CN 104796626A
- Authority
- CN
- China
- Prior art keywords
- edid
- hybrid matrix
- signal source
- intelligent
- algorithm
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
The invention discloses a hybrid matrix dynamic intelligent EDID (extended display identification data) algorithm. The hybrid matrix dynamic intelligent EDID algorithm includes: (1) enabling a CPU (central processing unit) to read EDID information of display equipment at each output port; (2) according to current video switchover corresponding relation, mixing the EDID information of each same input port and each same output port according to strategies selected by a user; (3) generating a new EDID content, informing signal source equipment at each input port, outputting HPD (hot plug detect) signals after EDID preparation is finished, and enabling signal sources to read mixed EDID contents; (4) enabling signal source equipment to output to obtain video signals with optimal resolution. By the hybrid matrix dynamic intelligent EDID algorithm, the signal source equipment outputs optimal audio and video signals compatible to all display devices, the front-end signal source equipment is capable of reading information of the rear-end display devices, and consequently signal source input equipment is enabled to output high-compatibility signals accordant with HDMI (high-definition multimedia interface) standards.
Description
Technical field
The present invention relates to a kind of hybrid matrix dynamic and intelligent EDID algorithm.
Background technology
EDID:Extended Display Identification Data (extending display identification data) is a kind of VESA standard data format, wherein comprises the parameter about monitor and performance thereof.And current video field is the field of a develop rapidly, from original common resolution (567i/480i) to high definition (720p), full HD (1080), extremely clear (4KX2K) till now, the video interface of various video equipment mixes and deposits in addition, such as VGA, DVI, HDMI, DP, MHL etc., thus various old display device and deposit to video product design compatibility challenge.Video matrix is mainly used to the switching of vision signal, be mainly divided into the single matrix of interface and hybrid matrix several, hybrid matrix is the video that input and output port can support multiple interfaces, and its complexity is higher, and compliance is higher.
Current matrix is on the market all the switching of pure vision signal, and do not switch for control signals such as DDC, HDCP, this way makes front end signal source cannot read the information of rear end display device, causes and there is very large problem in compatible.Therefore, need the higher video product of a kind of compatible performance to be applicable to various the old and new's video equipment.
Summary of the invention
In order to overcome the deficiency of existing technology, the invention provides a kind of hybrid matrix dynamic and intelligent EDID algorithm.
Technical solution of the present invention is as described below:
A kind of hybrid matrix dynamic and intelligent EDID algorithm, is characterized in that, comprise the following steps,
(1) CPU reads the EDID information of the display device of each output port;
(2) according to the switching corresponding relation of current video, the strategy that the EDID information of same input port, output port is selected according to user is mixed;
(3) the EDID content that generation one is new, and inform the signal source equipment of input port, EDID is ready to complete, and exports HPD signal, allows signal source read mixed EDID content;
(4) signal source equipment exports the vision signal obtaining best resolution.
Further, in described step (1), choose corresponding 128 bytes directly or the EDID content of 256 bytes according to EDID v1.3 standard, and these contents are stored in SDRAM.
Described CPU detects the HPD pin of output port in real time, if the display device exported changes, needs again initiatively to read EDID information.
Further, described output port is holotype, initiatively initiates the reading of EDID.
Further, in described step (2), calculate the EDID information of each input port, by HPD pin notice input signal source device, EDID information has been ready to or EDID upgrades.
Further, in described step (3), input port DDC passage is from equipment, informs input equipment by HDP signal, has supplied to read
Further, the DDC expanding channels of described input port, output port is to FPGA.
According to above-mentioned the present invention, its beneficial effect is, the present invention exports the multiple display device of termination mainly for hybrid matrix, read the information (EDID) of related display device, a new EDID is synthesized by algorithm, inform the video source device of the input port be associated, notice video source exports best the highest compatible video flowing.The invention enables signal source equipment to export best audio-video signal that all display devices can be compatible.
The switching that the present invention carries out in logic by FPGA programming to DDC signal, the signal source equipment of the front end made can read the information of the display device of rear end, such front end signal source output equipment by analyzing the EDID information read, the signal that compatibility signal source input equipment being exported meet HDMI specification is good.
Accompanying drawing explanation
Fig. 1 is flow chart of the present invention.
Embodiment
Below in conjunction with accompanying drawing and execution mode, the present invention is conducted further description:
As shown in Figure 1, the invention provides a kind of hybrid matrix dynamic and intelligent EDID algorithm, it is characterized in that, comprise the following steps,
(1) CPU reads the EDID information of the display device of each output port;
(2) according to the switching corresponding relation of current video, the strategy that the EDID information of same input port, output port is selected according to user is mixed;
(3) the EDID content that generation one is new, and inform the signal source equipment of input port, EDID is ready to complete, and exports HPD signal, allows signal source read mixed EDID content;
(4) signal source equipment exports the vision signal obtaining best resolution.
Algorithm of the present invention first read each output port connect the EDID of display device, by judging the corresponding relation of input port and delivery outlet, the output port of same input port is classified as one group, and the EDID of the output port of this group synthesizes, as the EDID of this group input port.
Specific algorithm of the present invention is:
1, each input, export DDC passage be all connected to FPGA, output port is holotype, initiatively initiates the reading of EDID, choose corresponding 128 bytes directly or the EDID content of 256 bytes according to the standard of EDID v1.3, these contents are stored in SDRAM.
CPU detects HPD (the hot plug detect) pin of output port in real time, if the display device exported changes, needs again initiatively to read EDID.
The implication of each field of each EDID 2, read according to EDID V1.3 standard analysis.
3, (be such as be as the criterion with a wherein road when mixing according to set strategy, or be as the criterion with the ability of multichannel EDID, can support to be as the criterion compared with high-resolution, more acoustic pattern etc., or be as the criterion with the Edid of capabilities, or Intelligent Hybrid), will the EDID information of each input port be calculated by these strategies.By HPD pin notice input signal source device.EDID information has been ready to or EDID upgrades.
4, input port DDC passage is from equipment, informs input equipment by HDP signal, has supplied to read.
The invention enables signal source equipment to export best audio-video signal that all display devices can be compatible; The switching that the present invention carries out in logic by FPGA programming to DDC signal, the signal source equipment of the front end made can read the information of the display device of rear end, such front end signal source output equipment by analyzing the EDID information read, the signal that compatibility signal source input equipment being exported meet HDMI specification is good.
According to above-mentioned product of the present invention, hybrid matrix MT66P, MTP248 etc. all achieve the switching of intelligent EDID, and compatible functional comparatively existing product achieves obvious effect.
Should be understood that, for those of ordinary skills, can be improved according to the above description or convert, and all these improve and convert the protection range that all should belong to claims of the present invention.
By reference to the accompanying drawings exemplary description is carried out to patent of the present invention above; the realization of obvious patent of the present invention is not subject to the restrictions described above; as long as have employed the various improvement that method is conceived and technical scheme is carried out of patent of the present invention; or the design of patent of the present invention and technical scheme directly applied to other occasion, all in protection scope of the present invention without to improve.
Claims (7)
1. a hybrid matrix dynamic and intelligent EDID algorithm, is characterized in that, comprise the following steps,
(1) CPU reads the EDID information of the display device of each output port;
(2) according to the switching corresponding relation of current video, the strategy that the EDID information of same input port, output port is selected according to user is mixed;
(3) the EDID content that generation one is new, and inform the signal source equipment of input port, EDID is ready to complete, and exports HPD signal, allows signal source read mixed EDID content;
(4) signal source equipment exports the vision signal obtaining best resolution.
2. hybrid matrix dynamic and intelligent EDID algorithm according to claim 1, it is characterized in that, in described step (1), choose corresponding 128 bytes directly or the EDID content of 256 bytes according to EDID v1.3 standard, and these contents are stored in SDRAM.
3. hybrid matrix dynamic and intelligent EDID algorithm according to claim 2, it is characterized in that, described CPU detects the HPD pin of output port in real time, if the display device exported changes, needs again initiatively to read EDID information.
4. hybrid matrix dynamic and intelligent EDID algorithm according to claim 1, it is characterized in that, described output port is holotype, initiatively initiates the reading of EDID.
5. hybrid matrix dynamic and intelligent EDID algorithm according to claim 1, it is characterized in that, in described step (2), calculate the EDID information of each input port, by HPD pin notice input signal source device, EDID information has been ready to or EDID upgrades.
6. hybrid matrix dynamic and intelligent EDID algorithm according to claim 1, is characterized in that, in described step (3), input port DDC passage is from equipment, informs input equipment by HDP signal, has supplied to read.
7. hybrid matrix dynamic and intelligent EDID algorithm according to claim 1, it is characterized in that, the DDC expanding channels of described input port, output port is to FPGA.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510181679.3A CN104796626B (en) | 2015-04-17 | 2015-04-17 | A kind of hybrid matrix dynamic and intelligent EDID algorithms |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510181679.3A CN104796626B (en) | 2015-04-17 | 2015-04-17 | A kind of hybrid matrix dynamic and intelligent EDID algorithms |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104796626A true CN104796626A (en) | 2015-07-22 |
| CN104796626B CN104796626B (en) | 2018-06-01 |
Family
ID=53561113
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510181679.3A Active CN104796626B (en) | 2015-04-17 | 2015-04-17 | A kind of hybrid matrix dynamic and intelligent EDID algorithms |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104796626B (en) |
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105872411A (en) * | 2016-05-31 | 2016-08-17 | 深圳市双赢伟业科技股份有限公司 | Information switching control method and switch |
| CN106507015A (en) * | 2015-09-08 | 2017-03-15 | 北京东方久瑞系统工程技术有限公司 | A kind of allotter display output method operated based on EDID |
| CN108055492A (en) * | 2017-12-20 | 2018-05-18 | 深圳市深智电科技有限公司 | A kind of HDMI sounds draw piece-rate system and method |
| CN108156398A (en) * | 2018-01-03 | 2018-06-12 | 山东超越数控电子股份有限公司 | A kind of VGA Video Graphics Arrays and its method of work |
| CN110248118A (en) * | 2019-06-18 | 2019-09-17 | 深圳市拔超科技有限公司 | A kind of Output matrix processing method, device, Inverse problem equipment and readable storage medium storing program for executing |
| CN111031261A (en) * | 2019-12-31 | 2020-04-17 | 南京洛菲特数码科技有限公司 | HDMI video matrix input signal and display device matching method |
| CN111949236A (en) * | 2019-05-16 | 2020-11-17 | 慧荣科技股份有限公司 | Display information processing apparatus and display information processing method |
| CN112333407A (en) * | 2021-01-05 | 2021-02-05 | 南京优视互联科技有限公司 | Video display capability compatibility method, port switching method and video matrix |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20080068287A1 (en) * | 2006-09-15 | 2008-03-20 | Rgb Spectrum | Intelligent video graphics switcher |
| CN101894536A (en) * | 2010-06-26 | 2010-11-24 | 大连捷成实业发展有限公司 | Application method capable of enabling all displays connected to matrix to display normally |
| CN102752543A (en) * | 2012-07-27 | 2012-10-24 | 北京威泰嘉业科技有限公司 | Seamless switching method and seamless switching system of high-definition hybrid matrix |
| CN103841338A (en) * | 2014-01-24 | 2014-06-04 | 广州市天誉创高电子科技有限公司 | Hybrid matrix switcher |
-
2015
- 2015-04-17 CN CN201510181679.3A patent/CN104796626B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20080068287A1 (en) * | 2006-09-15 | 2008-03-20 | Rgb Spectrum | Intelligent video graphics switcher |
| US20110109805A1 (en) * | 2006-09-15 | 2011-05-12 | Rgb Spectrum | Intelligent video graphics switcher |
| CN101894536A (en) * | 2010-06-26 | 2010-11-24 | 大连捷成实业发展有限公司 | Application method capable of enabling all displays connected to matrix to display normally |
| CN102752543A (en) * | 2012-07-27 | 2012-10-24 | 北京威泰嘉业科技有限公司 | Seamless switching method and seamless switching system of high-definition hybrid matrix |
| CN103841338A (en) * | 2014-01-24 | 2014-06-04 | 广州市天誉创高电子科技有限公司 | Hybrid matrix switcher |
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106507015A (en) * | 2015-09-08 | 2017-03-15 | 北京东方久瑞系统工程技术有限公司 | A kind of allotter display output method operated based on EDID |
| CN105872411A (en) * | 2016-05-31 | 2016-08-17 | 深圳市双赢伟业科技股份有限公司 | Information switching control method and switch |
| CN108055492A (en) * | 2017-12-20 | 2018-05-18 | 深圳市深智电科技有限公司 | A kind of HDMI sounds draw piece-rate system and method |
| CN108156398A (en) * | 2018-01-03 | 2018-06-12 | 山东超越数控电子股份有限公司 | A kind of VGA Video Graphics Arrays and its method of work |
| CN111949236A (en) * | 2019-05-16 | 2020-11-17 | 慧荣科技股份有限公司 | Display information processing apparatus and display information processing method |
| CN110248118A (en) * | 2019-06-18 | 2019-09-17 | 深圳市拔超科技有限公司 | A kind of Output matrix processing method, device, Inverse problem equipment and readable storage medium storing program for executing |
| CN111031261A (en) * | 2019-12-31 | 2020-04-17 | 南京洛菲特数码科技有限公司 | HDMI video matrix input signal and display device matching method |
| CN112333407A (en) * | 2021-01-05 | 2021-02-05 | 南京优视互联科技有限公司 | Video display capability compatibility method, port switching method and video matrix |
| CN112333407B (en) * | 2021-01-05 | 2021-03-26 | 南京优视互联科技有限公司 | Video display capability compatibility method, port switching method and video matrix |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104796626B (en) | 2018-06-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104796626A (en) | Hybrid matrix dynamic intelligent EDID (extended display identification data) algorithm | |
| US8531352B2 (en) | Dynamic EDID generation | |
| US8176214B2 (en) | Transmission of alternative content over standard device connectors | |
| CN104822040B (en) | A kind of multiple format video sequence generation system and method based on FPGA | |
| TW201304518A (en) | Method, apparatus and computer-readable medium for processing data and multimedia system | |
| US20190324934A1 (en) | Method for increasing the compatibility of displayport | |
| US8972626B2 (en) | Content reproducing device and content reproduction control method | |
| US20190116321A1 (en) | Downstream selectable user device display output | |
| US9992441B2 (en) | Displaying multiple videos on sink device using display information of source device | |
| CN102932683A (en) | Mobile high-definition link (MHL) realizing method and video playing device | |
| US20160125836A1 (en) | Electronic apparatus and controlling method thereof | |
| CN202077127U (en) | Video signal format conversion circuit | |
| CN103237190A (en) | VGA (video graphics array) signal to HDMI (high-definition multimedia interface) signal converter | |
| US10067751B2 (en) | Method of diagnosing and/or updating of software of an electronic device equipped with an HDMI type connector and associated device | |
| CN103873802A (en) | High-definition video signal generator and signal generating method thereof | |
| US20110310070A1 (en) | Image splitting in a multi-monitor system | |
| CN201001163Y (en) | TV set having multi-path HDMI interfaces | |
| CN202738016U (en) | HDMI (High Definition Multimedia Interface) OTG (On-The-Go) interface circuit | |
| EP4080896A1 (en) | Reception apparatus, method for controlling reception apparatus, and transceiving system | |
| CN202711245U (en) | Signal switching device based on peripheral component interconnect express (PCI-E) bus | |
| US8786776B1 (en) | Method, apparatus and system for communicating sideband data with non-compressed video | |
| TWI536820B (en) | Signal relaying circuit, signal receiving circuit, signal relaying method and signal receiving method | |
| US8509591B2 (en) | Transmission apparatus, reception apparatus, and transmission method | |
| CN203104645U (en) | Converter for converting VGA (Video Graphics Array) signal into HDMI (High Definition Multimedia Interface) signal | |
| KR101187269B1 (en) | Electronic apparatus for transmitting/receiving data using mhl interface and data transmitting/receiving method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| EXSB | Decision made by sipo to initiate substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB03 | Change of inventor or designer information |
Inventor after: Zeng Xumin Inventor after: Wang Jiaye Inventor after: Zhan Chenghai Inventor after: Tu Huakang Inventor after: Wei Yushan Inventor after: Zeng Shuisheng Inventor after: Xiao Yuan Inventor before: Kong Yiqiang Inventor before: Zhu Zhanlong |
|
| CB03 | Change of inventor or designer information | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP01 | Change in the name or title of a patent holder |
Address after: G-2f, jinxiongda science and Technology Park, 105 huanguan South Road, Guanlan street, Longhua New District, Shenzhen, Guangdong 518000 Patentee after: Shenzhen Dongming Juchuang Electronics Co.,Ltd. Address before: G-2f, jinxiongda science and Technology Park, 105 huanguan South Road, Guanlan street, Longhua New District, Shenzhen, Guangdong 518000 Patentee before: SHENZHEN PTN ELECTRONICS Ltd. |
|
| CP01 | Change in the name or title of a patent holder |