CN104750002A - FPGA based multi-way pulse feedback controller for PSM high-voltage power - Google Patents
FPGA based multi-way pulse feedback controller for PSM high-voltage power Download PDFInfo
- Publication number
- CN104750002A CN104750002A CN201510136707.XA CN201510136707A CN104750002A CN 104750002 A CN104750002 A CN 104750002A CN 201510136707 A CN201510136707 A CN 201510136707A CN 104750002 A CN104750002 A CN 104750002A
- Authority
- CN
- China
- Prior art keywords
- digital
- analog
- gate array
- processing unit
- programmable gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/042—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
- Logic Circuits (AREA)
Abstract
The invention discloses an FPGA based multi-way pulse feedback controller for a PSM high-voltage power. The controller comprises an analogue treating unit, an FPGA, a communication caching unit, a digital quantity treating unit and a power treating unit, wherein the analogue treating unit comprises an analogue receiving part and an analogue output part; the analogue receiving part comprises a first signal conditioning circuit and a four-channel digital-to-analogue conversion circuit; the analogue output part comprises a second signal conditioning circuit and a four-channel digital-to-analogue conversion circuit; the communication caching unit comprises a nine-pin connector and an upper computer. According to the controller, reliable technical assurance is provided for the stable operation of a 140GHz electronic convoluting resonance heating system on an EAST nuclear fusion device; compared with the traditional controller, the controller has the advantages that high voltage control precision can be achieved, the control requirement of a convoluting pipe on power supply voltage can be met, and thus the complex requirement of various physical experiments can be met.
Description
Technical field
The present invention relates to the high voltage power supply control technology field based on PSM technology, particularly relate to a kind of PSM high-voltage power supply multiplex pulse feedback controller based on FPGA.
Background technology
Auxiliary heating system is the object given priority to as one of tokamak the most complicated most important system on each device in the world always, the trend that corresponding tokamak develops from pulse toward stable state, auxiliary heating high-voltage power supply also experienced by from pulse mode to long pulse and even the developing stage of equilibrium mode, as the state-of-the-art technology studied both at home and abroad recent years, the development of PSM switch power technology has also obtained a large amount of successfully application rapidly in auxiliary heating high voltage power supply.
In the high voltage power supply based on PSM technology, control object mainly comprises lead-in circuit breaker cabinet, soft start contactor cabinet, multi-winding isolation transformer, PSM module, output detections and protection etc., the core that whole high voltage power supply controls is exactly the control for single PSM module, by opening and shutoff of control PSM module, thus the number of serial module structure in control power supply, by opening the moment to each module, open the control of duration, the switch of output voltage can be realized, the controlling functions such as adjustment and modulation, meet the demand of different application occasion.
The precision controlling of output voltage is substantially the most also a most important part in all control, but due to the existence of various disturbance, to cause reality to export likely deviation theory value a lot, therefore how to address this problem and just seem particularly important.
Summary of the invention
The object of the invention is exactly the defect in order to make up prior art, a kind of PSM high-voltage power supply multiplex pulse feedback controller based on FPGA is provided, realize the switch control rule based on more or less a hundred PSM module in the high voltage power supply of PSM technology, and by introducing hardware based FEEDBACK CONTROL link, improve the control accuracy of output voltage, to meet the basic operation control overflow of gyrotron and even tokamak Physical Experiment.
The present invention is achieved by the following technical solutions:
A kind of PSM high-voltage power supply multiplex pulse feedback controller based on FPGA, include analog quantity processing unit, on-site programmable gate array FPGA, communication buffer unit, digital quantity processing unit and power supply processing unit, described power supply processing unit gives analog quantity processing unit respectively, on-site programmable gate array FPGA, communication buffer unit and digital quantity processing unit are powered, described analog quantity processing unit includes analog quantity receiving unit and analog output part, analog quantity receiving unit includes signal conditioning circuit one and 4 passage analog to digital conversion circuits, signal conditioning circuit one receives 0-10VDC analog signals and by 4 passage analog to digital conversion circuits, simulating signal is converted to digital signal and delivers to on-site programmable gate array FPGA, described analog output part includes signal conditioning circuit two and 4 port number analog conversion circuits, on-site programmable gate array FPGA sends to 4 port number analog conversion circuits by after the digital signal calculation process of reception, 4 port number analog conversion circuits are exported with 0-10VDC by signal conditioning circuit two after digital signal being converted to simulating signal, described communication buffer unit includes 9 needle connectors and host computer, on-site programmable gate array FPGA connects 9 needle connectors and host computer successively by RS232 serial ports, exchange the controling parameters between host computer and status information, described digital quantity processing unit includes digital quantity receiving unit and digital output part, digital quantity receiving unit includes 100 needle connectors one, level shifting circuit, complicated programmable logic device CPLD, the status signal that 100 described needle connectors one receive PSM module inputs into on-site programmable gate array FPGA by level shifting circuit and complicated programmable logic device CPLD successively, described digital output part includes signal drive circuit and 100 needle connectors two, on-site programmable gate array FPGA sends the digital quantity after process to PSM module by signal drive circuit and 100 needle connectors two, perform the switching manipulation of PSM module, described on-site programmable gate array FPGA and complicated programmable logic device CPLD are connected to 50M crystal oscillator.
Advantage of the present invention is: the present invention is that the stable operation of 140GHz Electron Cyclotron Resonance Heating system on EAST nuclear fusion device provides reliable technical guarantee, controller is more in the past compared, higher Control of Voltage precision can be realized, meet the control overflow of gyrotron for supply voltage, thus finally meet the complicated requirement of various Physical Experiment.
Accompanying drawing explanation
Fig. 1 is principle of work block diagram of the present invention.
Fig. 2 is feedback regulation process flow diagram of the present invention.
Fig. 3 is opened loop control design sketch under load disturbance.
Fig. 4 is closed-loop control design sketch under load disturbance.
Fig. 5 is input voltage opened loop control design sketch under fluctuation of load when improving 5%.
Fig. 6 is input voltage closed-loop control design sketch under fluctuation of load when improving 5%.
Embodiment
As shown in Figure 1, a kind of PSM high-voltage power supply multiplex pulse feedback controller based on FPGA, include analog quantity processing unit, on-site programmable gate array FPGA 1, communication buffer unit, digital quantity processing unit and power supply processing unit 14, described power supply processing unit 14 gives analog quantity processing unit respectively, on-site programmable gate array FPGA 1, communication buffer unit and digital quantity processing unit are powered, described analog quantity processing unit includes analog quantity receiving unit and analog output part, analog quantity receiving unit includes signal conditioning circuit one 2 and 4 passage analog to digital conversion circuit 3, simulating signal is converted to digital signal by 4 passage analog to digital conversion circuits 3 and delivers to on-site programmable gate array FPGA 1 by signal conditioning circuit 1 reception 0-10VDC analog signals, described analog output part includes signal conditioning circuit 24 and 4 port number analog conversion circuit 5, on-site programmable gate array FPGA 1 sends to 4 port number analog conversion circuits 5 by after the digital signal calculation process of reception, 4 port number analog conversion circuits 5 are exported with 0-10VDC by signal conditioning circuit 24 after digital signal being converted to simulating signal, described communication buffer unit includes 9 needle connector 6 and host computers, on-site programmable gate array FPGA 1 connects 9 needle connector 6 and host computers successively by RS232 serial ports 7, exchange the controling parameters between host computer and status information, described digital quantity processing unit includes digital quantity receiving unit and digital output part, digital quantity receiving unit includes 100 needle connectors 1, level shifting circuit 9, complicated programmable logic device CPLD10, the status signal that 100 described needle connectors 1 receive PSM module inputs into on-site programmable gate array FPGA 1 by level shifting circuit 9 and complicated programmable logic device CPLD10 successively, described digital output part includes signal drive circuit 11 and 100 needle connector 2 12, on-site programmable gate array FPGA 1 sends the digital quantity after process to PSM module by signal drive circuit 11 and 100 needle connector 2 12, perform the switching manipulation of PSM module, described on-site programmable gate array FPGA 1 and complicated programmable logic device CPLD10 are connected to 50M crystal oscillator 13.
In FEEDBACK CONTROL, the output voltage of adjustable module is fixed as 400VDC, now the Control of Voltage precision of system will be reduced to 200VDC by 400VDC, and control accuracy doubles; The FEEDBACK CONTROL flow process designed on this basis, logic is simple, reliable and stable, and its basic controlling flow process as shown in Figure 2.
Under open loop case, power supply operational factor arranges as follows: Vo=40kVDC, T=200mS, rising and falling time interval 1mS.Respectively unloaded, semi-load and complete carry situation under power supply Real output waveform as shown in Figure 3, can find out, actual output voltage fluctuates near setting value, and causes output voltage to change from 42kVDC to 39kVDC due to the fluctuation of load.Under same parameters, same loading condition, be operation with closed ring by electrical source exchange, Real output waveform as shown in Figure 4, can be found out, under three kinds of loading conditions, output voltage almost overlaps, and the fluctuation of load does not almost affect for output voltage.
Input voltage improves 5%, and under open loop case, power supply operational factor arranges as follows: Vo=40kVDC, T=200mS, rising and falling time interval 1mS.Respectively unloaded, semi-load and complete carry situation under power supply Real output waveform as shown in Figure 5, can find out, it is more that actual output voltage departs from setting value, and cause output voltage to change from 43kVDC to 41kVDC due to the fluctuation of load.Under same parameters, same loading condition, be operation with closed ring by electrical source exchange, Real output waveform as shown in Figure 6, can be found out, under three kinds of loading conditions, output voltage almost overlaps, and the fluctuation of input voltage, the fluctuation of load almost do not affect for output voltage.
Claims (1)
1. the PSM high-voltage power supply multiplex pulse feedback controller based on FPGA, it is characterized in that: include analog quantity processing unit, on-site programmable gate array FPGA, communication buffer unit, digital quantity processing unit and power supply processing unit, described power supply processing unit gives analog quantity processing unit respectively, on-site programmable gate array FPGA, communication buffer unit and digital quantity processing unit are powered, described analog quantity processing unit includes analog quantity receiving unit and analog output part, analog quantity receiving unit includes signal conditioning circuit one and 4 passage analog to digital conversion circuits, signal conditioning circuit one receives 0-10VDC analog signals and by 4 passage analog to digital conversion circuits, simulating signal is converted to digital signal and delivers to on-site programmable gate array FPGA, described analog output part includes signal conditioning circuit two and 4 port number analog conversion circuits, on-site programmable gate array FPGA sends to 4 port number analog conversion circuits by after the digital signal calculation process of reception, 4 port number analog conversion circuits are exported with 0-10VDC by signal conditioning circuit two after digital signal being converted to simulating signal, described communication buffer unit includes 9 needle connectors and host computer, on-site programmable gate array FPGA connects 9 needle connectors and host computer successively by RS232 serial ports, exchange the controling parameters between host computer and status information, described digital quantity processing unit includes digital quantity receiving unit and digital output part, digital quantity receiving unit includes 100 needle connectors one, level shifting circuit, complicated programmable logic device CPLD, the status signal that 100 described needle connectors one receive PSM module inputs into on-site programmable gate array FPGA by level shifting circuit and complicated programmable logic device CPLD successively, described digital output part includes signal drive circuit and 100 needle connectors two, on-site programmable gate array FPGA sends the digital quantity after process to PSM module by signal drive circuit and 100 needle connectors two, perform the switching manipulation of PSM module, described on-site programmable gate array FPGA and complicated programmable logic device CPLD are connected to 50M crystal oscillator.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510136707.XA CN104750002A (en) | 2015-03-26 | 2015-03-26 | FPGA based multi-way pulse feedback controller for PSM high-voltage power |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510136707.XA CN104750002A (en) | 2015-03-26 | 2015-03-26 | FPGA based multi-way pulse feedback controller for PSM high-voltage power |
Publications (1)
Publication Number | Publication Date |
---|---|
CN104750002A true CN104750002A (en) | 2015-07-01 |
Family
ID=53589867
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201510136707.XA Pending CN104750002A (en) | 2015-03-26 | 2015-03-26 | FPGA based multi-way pulse feedback controller for PSM high-voltage power |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN104750002A (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105094019A (en) * | 2015-08-31 | 2015-11-25 | 广州供电局有限公司 | High-voltage power electronic control device and control method thereof |
CN105467924A (en) * | 2015-12-16 | 2016-04-06 | 天津南玻节能玻璃有限公司 | Huttinger power control system |
CN110161949A (en) * | 2019-04-25 | 2019-08-23 | 中国科学院合肥物质科学研究院 | EAST tokamak lower hybrid wave signal condition integrates and sequential control method |
CN114236344A (en) * | 2021-11-09 | 2022-03-25 | 广州质谱技术有限公司 | Channel voltage fault detection method of triple quadrupole mass spectrometry |
CN114326893A (en) * | 2021-12-10 | 2022-04-12 | 北京镁伽科技有限公司 | PID control system of adjustable voltage source, adjustable voltage source and image signal generator |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101800484A (en) * | 2010-03-17 | 2010-08-11 | 北京华浩森科技发展有限责任公司 | Pulse accuracy control circuit for pulse power supply |
EP2437386A1 (en) * | 2010-10-04 | 2012-04-04 | PL Technologies AG | Stabilized high-voltage power supply |
CN103529733A (en) * | 2013-10-21 | 2014-01-22 | 安徽天沃电气技术有限公司 | Intelligent high-voltage power supply control system on dock |
CN104216301A (en) * | 2014-08-26 | 2014-12-17 | 中国科学院等离子体物理研究所 | PSM high-voltage power supply control system based on MCU and FPGA |
-
2015
- 2015-03-26 CN CN201510136707.XA patent/CN104750002A/en active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101800484A (en) * | 2010-03-17 | 2010-08-11 | 北京华浩森科技发展有限责任公司 | Pulse accuracy control circuit for pulse power supply |
EP2437386A1 (en) * | 2010-10-04 | 2012-04-04 | PL Technologies AG | Stabilized high-voltage power supply |
CN103529733A (en) * | 2013-10-21 | 2014-01-22 | 安徽天沃电气技术有限公司 | Intelligent high-voltage power supply control system on dock |
CN104216301A (en) * | 2014-08-26 | 2014-12-17 | 中国科学院等离子体物理研究所 | PSM high-voltage power supply control system based on MCU and FPGA |
Non-Patent Citations (1)
Title |
---|
赵庆明、张健等: "基于FPGA的PSM高压电源脉冲控制器的研制", 《核电子学与探测技术》 * |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105094019A (en) * | 2015-08-31 | 2015-11-25 | 广州供电局有限公司 | High-voltage power electronic control device and control method thereof |
CN105467924A (en) * | 2015-12-16 | 2016-04-06 | 天津南玻节能玻璃有限公司 | Huttinger power control system |
CN110161949A (en) * | 2019-04-25 | 2019-08-23 | 中国科学院合肥物质科学研究院 | EAST tokamak lower hybrid wave signal condition integrates and sequential control method |
CN110161949B (en) * | 2019-04-25 | 2021-11-09 | 中国科学院合肥物质科学研究院 | EAST Tokamak low clutter signal conditioning integration and time sequence control method |
CN114236344A (en) * | 2021-11-09 | 2022-03-25 | 广州质谱技术有限公司 | Channel voltage fault detection method of triple quadrupole mass spectrometry |
CN114236344B (en) * | 2021-11-09 | 2023-04-18 | 广州质谱技术有限公司 | Channel voltage fault detection method of triple quadrupole mass spectrometry |
CN114326893A (en) * | 2021-12-10 | 2022-04-12 | 北京镁伽科技有限公司 | PID control system of adjustable voltage source, adjustable voltage source and image signal generator |
CN114326893B (en) * | 2021-12-10 | 2023-10-03 | 北京镁伽科技有限公司 | PID control system of adjustable voltage source, adjustable voltage source and image signal generator |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN104750002A (en) | FPGA based multi-way pulse feedback controller for PSM high-voltage power | |
CN103825601B (en) | Fuse trimming and adjusting circuit | |
CN109240398B (en) | Solar cell array simulator working point control type I-V outer ring control method | |
CN108988707A (en) | Expanding method, device, storage medium and the servo-driver of electric current loop bandwidth | |
CN101996589A (en) | Method and device for reducing power consumption of source driving circuit and time schedule controller | |
CN102299518B (en) | A kind of three-phase alternating current compensation type voltage stabilizer | |
CN104133545B (en) | The state machine of the power management module of System on Chip/SoC and its creation method | |
CN101719964B (en) | Mobile terminal and Power management method thereof | |
CN105141295B (en) | The self-calibration circuit of embedded clock | |
CN104935313B (en) | A kind of power-on reset signal generation circuit of no quiescent current | |
CN204578500U (en) | Single-stage comparator | |
CN203786264U (en) | Temperature rise test loop of low voltage switchgear assembly | |
CN106528459A (en) | IO conversion method and system for FPGA-based MCU emulator | |
CN102931823B (en) | A kind of drive circuit based on metal-oxide-semiconductor and control method thereof | |
CN206164345U (en) | Power routing conversion systems | |
CN206461514U (en) | A kind of separation feedback control circuit and the Switching Power Supply based on the circuit | |
CN202058000U (en) | Switching strategy programmable controller | |
CN205028133U (en) | Towards virtual object single loop control system experimental apparatus | |
CN203520062U (en) | Projector control system for multimedia electric classroom | |
CN103838276A (en) | Heating and dehumidification logic circuit | |
CN104201876B (en) | Control circuit and system of power-on and power-down control signal | |
CN105005221A (en) | Feedback control method for PSM high voltage power supply | |
CN105070164A (en) | Experiment device for virtual object single-loop control system | |
CN109358531B (en) | On-site control system based on time-sharing control handover control right | |
CN109888915A (en) | A kind of intelligent terminal |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20150701 |