CN104731162A - Realization method for self-locking and automatic activation of real-time clock - Google Patents
Realization method for self-locking and automatic activation of real-time clock Download PDFInfo
- Publication number
- CN104731162A CN104731162A CN201310693097.4A CN201310693097A CN104731162A CN 104731162 A CN104731162 A CN 104731162A CN 201310693097 A CN201310693097 A CN 201310693097A CN 104731162 A CN104731162 A CN 104731162A
- Authority
- CN
- China
- Prior art keywords
- real
- time clock
- self
- circuit
- automatic activation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
A realization method for self-locking and automatic activation of a real-time clock, relates to the technical field of embedded information, and particularly relates to a real-time clock circuit automatic activation system. The method for automatically effectively activating after a real-time clock chip is self-locked is a high-performance, high-stability and small-power-consumption method for automatically activating the real-time clock of being self-locked. When an FPGA (Field Programmable Gate Array) judges that the real-time clock is at a self-locking state, an MOS (Metal Oxide Semiconductor) tube is subjected to on/off control, so that the real-time clock is externally connected with a power supply circuit to discharge instantly, and furthermore, the real-time clock circuit is activated.
Description
Technical field
The present invention relates to embedded areas of information technology, especially real time clock circuit automatic activation system.
Background technology
Mobile electronic device proposes very high requirement to voltage and temperature; and due to the specific environmental adaptability requirement of real-time timepiece chip; it is in the phenomenon that system voltage suddenlys change, temperature there will be chip self-lock protection too high, and the implementation method proposed for solving this phenomenon is exactly real-time clock self clocking automatic activation technology.In some applications, system there will be voltage jump phenomenon at powered on moment, or when equipment does environmental test temperature more than 120 degrees Celsius in, real-time timepiece chip usually can self-protection, is burnt to prevent chip.In this case the external crystal of real-time timepiece chip can stop oscillation, and causes clock to stop beating, and the normal rear real-time timepiece chip of System recover also can not be resumed work, thus affects the time synchronized of whole system.Prior art is artificial frommanual activation clock chip often, such as use external power supply pin and the ground end of tweezers short circuit chip, although this method is simple, but the workload that producers will inevitably be brought huge and high risk maloperation, such as to the dismounting of casing structure body or the short circuit error that causes due to personnel's carelessness.In this case, just need to use real-time clock automatic activation circuit to activate whole Real Time Clock System, real-time clock fast quick-recovery when intervening without personnel can be made normally to work, this not only can be avoided the problem caused by maloperation, and producers can also be made to free from repeatedly work.
Summary of the invention
The problem solved: the present invention carries out the effective method activated automatically after proposing a kind of real-time timepiece chip self-locking, be the method for automatic activation after the real-time clock self clocking of a kind of high-performance, high stability, Micro Energy Lose.This method has convenient, flexible feature, can realize automatic activation after real-time clock self clocking quickly and easily.
Implementation method: as shown in Figure 1, FPGA is by the I of real-time clock
2c bus carries out communication with it, detects the duty of real-time clock.When real-time clock normally works, FPGA sends control signal by RCT_VCC_START pin makes Q1 turn off.When there is self-locking due to external condition sudden change in real-time clock, stopping is beated by real-time clock, the time that now FPGA reads can stop constant, at this moment FPGA judges real-time clock generation locking phenomenon, automatically sending control signal by RCT_VCC_START pin makes Q1 conducting, produces the pulse signal of 1ms pulsewidth, the external power supply pin of such real-time clock and the electric discharge of ground end moment short circuit, momentary activation real-time clock, thus realize automatic activation real-time clock.Real-time clock is activated after normal work, and the time that FPGA reads can change, and completes whole automatic activation process.
Accompanying drawing explanation
Fig. 1 is circuit theory diagrams of the present invention.
Claims (3)
1. a real-time clock self clocking automatic recovery method, control circuit receives a digital pulse signal from outside, and trigger real-time clock self clocking restoring circuit, automatic activation real-time clock, the method comprises:
1), control circuit, be made up of multiple resistance and a metal-oxide-semiconductor, composition single-transistor amplifying circuit, makes it be operated in saturation region, controls by prime equipment;
2), current-limiting circuit, be made up of single resistance and many diodes, protection real-time clock external connection battery, makes immediate current during its conducting be uA rank.
2. the control circuit as described in claim one, is characterized in that, these control circuits are made up of multiple resistance and a metal-oxide-semiconductor.
3. the current-limiting circuit as described in claim one, is characterized in that, these current-limiting circuits are made up of single resistance and many diodes.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201310693097.4A CN104731162A (en) | 2013-12-18 | 2013-12-18 | Realization method for self-locking and automatic activation of real-time clock |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201310693097.4A CN104731162A (en) | 2013-12-18 | 2013-12-18 | Realization method for self-locking and automatic activation of real-time clock |
Publications (1)
Publication Number | Publication Date |
---|---|
CN104731162A true CN104731162A (en) | 2015-06-24 |
Family
ID=53455146
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201310693097.4A Pending CN104731162A (en) | 2013-12-18 | 2013-12-18 | Realization method for self-locking and automatic activation of real-time clock |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN104731162A (en) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1083947A (en) * | 1992-07-21 | 1994-03-16 | 先进显微设备股份有限公司 | Clock generator and clock generating method with halt mode |
CN2701170Y (en) * | 2004-06-18 | 2005-05-18 | 海信集团有限公司 | A real-time clock control circuit |
CN2822062Y (en) * | 2005-10-10 | 2006-09-27 | 海信集团有限公司 | TV set having timed turn-on and turn-off control circuit |
-
2013
- 2013-12-18 CN CN201310693097.4A patent/CN104731162A/en active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1083947A (en) * | 1992-07-21 | 1994-03-16 | 先进显微设备股份有限公司 | Clock generator and clock generating method with halt mode |
CN2701170Y (en) * | 2004-06-18 | 2005-05-18 | 海信集团有限公司 | A real-time clock control circuit |
CN2822062Y (en) * | 2005-10-10 | 2006-09-27 | 海信集团有限公司 | TV set having timed turn-on and turn-off control circuit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9025291B2 (en) | Protective device and method for preventing supply voltage sag of microcontroller from sagin electronic cigarette | |
CN103138716B (en) | The monostable protection circuit that a kind of power down triggers | |
CN102055307B (en) | Trigger and online monitoring system for thyristor valve group | |
US9819172B2 (en) | Thermal protection circuit | |
CN204103465U (en) | The excess temperature overvoltage crowbar of dynamic lithium battery | |
WO2018126790A1 (en) | Circuit protection circuit and method, and power supply cable | |
CN104020705A (en) | Power monitoring circuit with resetting function | |
CN101471562B (en) | Protective circuit for locking single particle | |
CN109980722B (en) | Power supply control device | |
CN105204601A (en) | System automatic power-on circuit and method | |
CN103885563A (en) | Management circuit for self-powered microprocessor protection device microprocessor | |
US9442545B2 (en) | Server system and controlling method for operation timing after being powered up | |
TW201406000A (en) | Electronic device having charging and discharging control circuit | |
CN104731162A (en) | Realization method for self-locking and automatic activation of real-time clock | |
CN204738991U (en) | Fan control and protection circuit | |
CN203746007U (en) | Microprocessor management circuit for self-powered microprocessor protection device | |
CN113794452B (en) | Negative voltage protection circuit of phased array radar antenna | |
CN201936616U (en) | Hardware circuit capable of reliably executing data destruction | |
CN202975962U (en) | Current limiting device | |
CN204205547U (en) | A kind of current foldback circuit for large power supply input | |
TW201712997A (en) | Power on reset circuit, power on reset method and electric device using the same | |
CN203326556U (en) | Resetting system of power supply circuit | |
CN201153250Y (en) | Single particle locking protection circuit | |
CN103344901A (en) | High pressure thyristor detecting device | |
US8633744B1 (en) | Power reset circuit with zero standby current consumption |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20150624 |
|
WD01 | Invention patent application deemed withdrawn after publication |