CN104714403B - FPGA (field programmable gate array)-based time measurement system and method - Google Patents
FPGA (field programmable gate array)-based time measurement system and method Download PDFInfo
- Publication number
- CN104714403B CN104714403B CN201510158172.6A CN201510158172A CN104714403B CN 104714403 B CN104714403 B CN 104714403B CN 201510158172 A CN201510158172 A CN 201510158172A CN 104714403 B CN104714403 B CN 104714403B
- Authority
- CN
- China
- Prior art keywords
- delay unit
- delay
- time
- signal
- unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Abstract
The invention discloses a FPGA (field programmable gate array)-based time measurement system and method. The time measurement system comprises a first time delay chain and a second time delay chain, wherein the first time delay chain is composed of N first time delay units and K second time delay units which are sequentially connected in series, and the second time delay chain is composed of N third time delay units and K fourth time delay units which are sequentially connected in series; and the N(th) first time delay unit in the first time delay chain and the first third time delay unit in the second time delay chain are connected by a connecting line, and the first third time delay unit in the second time delay chain and the N(th) third time delay unit in the first time delay chain are connected by a connecting line so as to form a time delay loop. According to the time measurement system provided by an embodiment of the invention, the transmission of a signal in the time delay loop is not restricted by the finite lengths of the time delay chains by using the time delay loop formed by using the first time delay chain and the second time delay chain.
Description
Technical field
A kind of the present invention relates to technical field of integrated circuits, more particularly, it relates to time measurement system based on FPGA
And method.
Background technology
Time-to-digital conversion circuit is the basic means of measure of time, and it is to change the analogue signal carrying temporal information
For digital signal, then realize the measurement to temporal information by measuring digital signal.
Current time-to-digital conversion circuit (TDC, Time to digital convert) is all the side using time delay chain
Method measured to the time.Time delay chain is composed in series by several delay units, wherein the time delay of each delay unit when
Between be known.When signal transmits in time delay chain, start initial position and the termination transmitted in time delay chain according to signal
The final position of transmission, you can obtain the total time that signal transmits in time delay chain.
Because time delay chain uses one-way transmission mode, and the length of time delay chain is limited, so in signal transmission
When, the final position of only signal transmission controls in the length range of time delay chain, just can achieve the survey of the transmission time of signal
Amount.
Content of the invention
In view of this, it is an object of the invention to provide a kind of be based on FPGA (Field-Programmable Gate
Array, field programmable gate array) time measurement system and method, be not subject to delay circuit in order to realize signal transmission time
The impact of length.
To achieve these goals, the present invention provides following technical scheme：
A kind of time measurement system based on FPGA, described system includes：
The first time delay chain and the N number of 3rd that N number of first delay unit and K the second delay unit is sequentially connected in series prolongs
The second time delay chain that Shi Danyuan and K the 4th delay unit is sequentially connected in series；Wherein, N is more than or equal to 1, and N is integer, and K is big
In equal to 1, and K is integer；
N-th first delay unit and the 1st the 3rd delay unit in described second time delay chain in described first time delay chain
Connected by connecting line, and the 1st first in n-th the 3rd delay unit and described first time delay chain in described second time delay chain
Delay unit is connected by connecting line, forms delay loop；
Described K the second delay unit is used for measurement signal in n-th first delay unit and the 1st the 3rd delay unit
Between connecting line on transmission time；
Described K the 4th delay unit is used for measurement signal in n-th the 3rd delay unit and the 1st the first delay unit
Between connecting line on transmission time.
Preferably, signal is when n-th first delay unit flows out, respectively enter described 1st the 3rd delay unit with
And the 1st the second delay unit in described K the second delay unit；
Signal, when described n-th the 3rd delay unit flows out, respectively enters described 1st the first delay unit and institute
State the 1st the 4th delay unit in K the 4th delay unit.
Preferably, the transmission on connecting line between n-th first delay unit and the 1st the 3rd delay unit for the signal
Time is not more than total delay time of described K the second delay unit；
Transmission time on connecting line between n-th the 3rd delay unit and the 1st the first delay unit for the signal is not
Total delay time more than described K the 4th delay unit.
Preferably, described connecting line is fly line.
Preferably, each described delay unit includes at least one not gate.
Preferably, the number of described not gate is 3.
Preferably, 3 described not gates are connected in series.
A kind of Method Of Time Measurement, be applied to above-mentioned based in the time measurement system of FPGA, methods described includes：
Obtain initial position on the delay loop in described time measurement system for the signal and final position；
Count between described initial position and described final position, the first delay unit number that described signal passes through
And the 3rd delay unit number；
Statistical signal when connecting line, the number of the second delay unit passed through and the number of the 4th delay unit；
According to described first delay unit number, the number of described second delay unit, described 3rd delay unit
The number of several and described 4th delay unit, obtains the transmission time of described signal.
Preferably, according to described first delay unit number, the number of described second delay unit, described 3rd time delay
The number of unit and the number of described 4th delay unit, before obtaining the transmission time of described signal, methods described includes：
Delay time according to the first delay unit and the first delay unit number, obtain the first transmission time；
Delay time according to the second delay unit and the second delay unit number obtain the second transmission time；
Delay time according to the 3rd delay unit and the 3rd delay unit number obtain the 3rd transmission time；
Delay time according to the 4th delay unit and the 4th delay unit number obtain the 4th transmission time；
Add up described first transmission time, the second transmission time, the 3rd and the 4th, obtain described signal transmission when
Between.
Preferably, when the delay time of the first delay unit, the second delay unit, the 3rd and the 4th is equal, described
According to described first delay unit number, the number of described second delay unit, the number of described 3rd delay unit and described
The number of the 4th delay unit, the transmission time obtaining described signal includes：
To the number of described first delay unit, the number of described second delay unit, described 3rd delay unit
The number summation of number and described 4th delay unit, obtains total number；
Described total number is multiplied with described delay time, obtains the transmission time of described signal.
Compared with prior art, advantages of the present invention is as follows：
A kind of time measurement system based on FPGA that the present invention provides, by n-th first time delay in the first time delay chain
Unit is connected with the 1st the 3rd delay unit in the second time delay chain, n-th the 3rd delay unit and first in the second time delay chain
The 1st the first delay unit in time delay chain connects, and forms delay loop, obtains letter by the first time delay chain and the second time delay chain
Transmission time number in delay loop, with signal in prior art can only in the length range of time delay chain measurement signal when
Between compare, the present invention provide time measurement system in transmission in delay loop for the signal do not limited by time delay chain finite length
System.
Brief description
In order to be illustrated more clearly that the embodiment of the present invention or technical scheme of the prior art, below will be to embodiment or existing
Have technology description in required use accompanying drawing be briefly described it should be apparent that, drawings in the following description be only this
Inventive embodiment, for those of ordinary skill in the art, on the premise of not paying creative work, can also basis
The accompanying drawing providing obtains other accompanying drawings.
Fig. 1 is provided in an embodiment of the present invention one based on FPGA (Field-Programmable Gate Array, scene
Programmable gate array) kind time measurement system a kind of structural representation；
Fig. 2 is the structural representation of FPGA provided in an embodiment of the present invention；
Fig. 3 is the first flow chart of a kind of Method Of Time Measurement based on FPGA provided in an embodiment of the present invention；
Fig. 4 is a kind of second flow chart of Method Of Time Measurement based on FPGA provided in an embodiment of the present invention；
Fig. 5 is the third flow chart of a kind of Method Of Time Measurement provided in an embodiment of the present invention.
Specific embodiment
Below in conjunction with the accompanying drawing in the embodiment of the present invention, the technical scheme in the embodiment of the present invention is carried out clear, complete
Site preparation description is it is clear that described embodiment is only a part of embodiment of the present invention, rather than whole embodiments.It is based on
Embodiment in the present invention, it is every other that those of ordinary skill in the art are obtained under the premise of not making creative work
Embodiment, broadly falls into the scope of protection of the invention.
Refer to Fig. 1, it illustrates a kind of structure of time measurement system based on FPGA provided in an embodiment of the present invention
Schematic diagram, including：The first time delay chain that N number of first delay unit 11 and K the second delay unit 1212 is sequentially connected in series with
And the second time delay chain that N number of 3rd delay unit 13 and K the 4th delay unit 14 are sequentially connected in series；Wherein, N is more than or equal to
1, and N is integer, K is more than or equal to 1, and K is integer.
In the time measurement system that the present invention provides, in the first time delay chain, n-th the first delay unit 11 prolongs with second
When chain in the 1st the 3rd delay unit 13 connected by connecting line, and the 1st the 3rd delay unit 13 and in the second time delay chain
In one time delay chain, n-th the 3rd delay unit 13 is connected by connecting line, forms delay loop.
The time measurement system that the present invention provides is that (Field-Programmable Gate Array shows based on FPGA
Field programmable gate array) realize, realize chronometer time measurement using the special carry line within FPGA.
It should be noted that using FPGA design tool design delay circuit, because the delay unit of FPGA is longitudinally
Arrangement, and automatic placement and routing be again according to mode from top to bottom carry out it is impossible to enter to form delay loop
The reciprocal arrangement of row, so for the design realizing delay loop, in the embodiment of the present invention, by n-th in the first time delay chain
First delay unit 11 is connected with the 1st the 3rd delay unit 13 in the second time delay chain, and in the second time delay chain, n-th the 3rd is prolonged
Shi Danyuan 13 is connected with the 1st the first delay unit 13 in the first time delay chain, forms delay loop.
Wherein, K the second delay unit 12 prolongs in n-th the first delay unit 11 and the 1st the 3rd for measurement signal
The transmission time on connecting line between Shi Danyuan 13；K the 4th delay unit 14 is used for measurement signal in n-th the 3rd time delay
The transmission time on connecting line between unit 13 and the 1st the first delay unit 11.
It should be noted that in time measurement system provided in an embodiment of the present invention, for the ease of realizing the first time delay
In 1st the 3rd delay unit 13 connecting line and the second time delay chain in n-th the first delay unit 11 and the second time delay chain in chain
Delay time on 1st the first delay unit 13 connecting line in n-th the 3rd delay unit 13 and the first time delay chain, needs
Carried out using FPGA design instrument delay circuit design when, need signal in n-th the first delay unit the 11 and the 1st
The transmission time on connecting line between three delay units 13 is not more than total delay time of K the second delay unit 12；Signal
The transmission time on connecting line between n-th the 3rd delay unit 13 and the 1st the first delay unit 11 is not more than K the
Total delay time of four delay units 12.
When signal transmits in time measurement system provided in an embodiment of the present invention, signal is from n-th the first time delay list
When unit 11 flows out, respectively enter the 1st delay unit in the 1st the 3rd delay unit 13 and K the second delay unit 12；
Signal, when n-th the 3rd delay unit 13 flows out, respectively enters the 1st the first delay unit 11 and K the 4th time delay list
The 1st the 4th delay unit 14 in unit 14, after being flowed out by the n-th delay unit of the first delay unit 11 due to signal, point
Do not simultaneously enter the 1st the second delay unit 12 and the connection of n-th the first delay unit 11 and the 1st the 3rd delay unit 13
On line, because transmission time in the second delay unit 12 for the signal can calculate, therefore signal is in n-th the first delay unit 11
Can also calculate with the transmission time on the connecting line of the 1st the 3rd delay unit 13, and with signal in the second delay unit 12
In transmission time equal, in the same manner it is also possible to obtain signal in n-th the 3rd delay unit 13 and the 1st the first delay unit
The transmission time of signal on 11, and the biography of signal signal on n-th the 3rd delay unit 13 and the 1st the first delay unit 11
The defeated time, the transmission time in the 4th delay unit 14 was equal with signal.
Wherein, connect between n-th the first delay unit 11 and the 1st the 3rd delay unit 13 in the embodiment of the present invention
Connecting line can be specially fly line；And connect the connection between n-th the 3rd delay unit 13 and the 1st the first delay unit 11
Line can also be specially fly line.
It should be noted that the delay unit in time measurement system provided in an embodiment of the present invention is made up of not gate,
And the number of not gate at least, that is, the number of not gate can be 3 can also be more than 3, can also be one simultaneously
Or two.When not gate number is two or more, the not gate in delay unit is connected by way of series connection.
Wherein, as a example the LAB with ALTERA (Logic Array Blocks, logic array block) structure, LAB is by several
LE, LE carry chain, LAB control signal, chain of registers and local interconnection signal etc. form.The earliest FPGA of ALTERA is by 10
One LAB of individual LE composition, as shown in Figure 2.
In LAB shown in Fig. 2, in each LE of LAB, wherein all it is scheduled that a carry chain (not gate), therefore can obtain
Obtain time delay uniformity well.Arranged in units of LE due to inside FPGA, and had distance between LE, and LE
Between distance be more than the distance between LE internal carry chain, so that signal has very big time delay in transmission.If time delay is even
Length beyond a LE, then makes time delay within considerably beyond LE for the time delay between LE.For this situation, can pass through
Repeatedly measurement is averaged, to realize it is smoothed.
A kind of time measurement system that the present invention provides, by n-th first delay unit and second in the first time delay chain
The 1st the 3rd delay unit in time delay chain connects, in n-th the 3rd delay unit and the first time delay chain in the second time delay chain
1st the first delay unit connects, and forms delay loop, obtains signal in time delay ring by the first time delay chain and the second time delay chain
Time in road, can only be compared with the time of measurement signal in the length range of time delay chain with signal in prior art, the present invention
Transmission in delay loop for the signal in the time measurement system providing is not limited by time delay chain finite length.
Corresponding with the embodiment of said system, the embodiment of the present invention additionally provides a kind of Method Of Time Measurement, refer to
Fig. 3, it illustrates a kind of a kind of flow chart of Method Of Time Measurement provided in an embodiment of the present invention, may comprise steps of：
Step 101：Obtain initial position on the delay loop in time measurement system for the signal and final position.
In actual actual measurement process, there is time of measuring termination signal in time measurement system and the time initiates letter
Number, therefore in measurement process, can determine that signal was surveyed in the time according to time of measuring termination signal or time initial signal
The initial position on delay loop in amount system and final position, you can to determine that signal is from the first delay unit 11
Which delay unit starts transmission, and the final position of signal transmission is in the first delay unit 11, the second time delay list
First 12, the 3rd delay unit 13 or the 4th delay unit 14.
Step 102：Statistics between initial position and final position, the first delay unit number that signal passes through and
The number of the 3rd delay unit.
After the original position determining signal transmission and final position, just according to the process of signal transmission, signal can be passed
The delay unit number of defeated process is counted.The number that wherein first delay unit 11 signal transmission is passed through and the second time delay list
The number that unit 12 signal transmission is passed through can directly count.
Step 103：Statistical signal when connecting line, the number of the second delay unit passed through and the 4th delay unit
Number.
Due in design, the time that transmission time on connecting line for the signal and signal transmit in the second delay unit 12
And signal is equal in the 4th delay unit 14 time delay elapsed time, therefore signal is in n-th the first delay unit 11 and the 1st
The time that individual 3rd delay unit 13 connects can be by obtaining the time delay that signal is transferred through in the second delay unit 12
Unit number determines；The time that signal is connected with the 1st the first delay unit 11 in n-th the 3rd delay unit 13 can lead to
Cross and obtain the delay unit number determination that signal is transferred through in the 4th delay unit 14.
Step 104：According to the first delay unit number, the number of the second delay unit, the 3rd delay unit number with
And the 4th delay unit number, obtain signal transmission time.
Method Of Time Measurement provided in an embodiment of the present invention, by obtaining original position and the final position of signal transmission,
Obtain each delay unit number that signal passes through in transmitting procedure, and then the transmission time of acquisition signal, wherein, by system
The delay unit number being transferred through in meter the second delay unit 12 of signal, the 4th delay unit 14 is connecting determining signal
Delay time on line, carries out achieving the measure of time of signal transmission in delay loop；Due to being to signal in delay loop
It is transmitted measure of time, the delay time of each delay unit of composition delay loop is known, so only needing clear and definite signal
The original position of transmission and final position in delay circuit, without the total length considering delay circuit.
Refer to Fig. 4, it illustrates a kind of second flow chart of Method Of Time Measurement provided in an embodiment of the present invention, can
To comprise the following steps：
Step 201：Obtain initial position on the delay loop in time measurement system for the signal and final position.
In actual actual measurement process, there is time of measuring termination signal in time measurement system and the time initiates letter
Number, therefore in measurement process, can determine that signal was surveyed in the time according to time of measuring termination signal or time initial signal
The initial position on delay loop in amount system and final position, you can to determine that signal is from the first delay unit
Several delay units start transmission, and the final position of signal transmission is in the first delay unit 11, the second delay unit
12nd, the 3rd delay unit 13 or the 4th delay unit 14.
Step 202：Delay time according to the first delay unit and the first delay unit number, when obtaining the first transmission
Between.
In the time measurement system that the present embodiment provides, the delay time of the first delay unit 11 is known.To believe
Number total number of the first delay unit 11 being transferred through is multiplied with the delay time of each the first delay unit 11, you can obtain
First transmission time, in the same manner, equally can obtain the second transmission time/the 3rd transmission time and the 4th according to above-mentioned computational methods
Transmission time.
Step 203：When delay time according to the second delay unit and the second delay unit number obtain the second transmission
Between.
Step 204：When delay time according to the 3rd delay unit and the 3rd delay unit number obtain the 3rd transmission
Between.
Step 205：When delay time according to the 4th delay unit and the 4th delay unit number obtain the 4th transmission
Between.
Step 206：Cumulative first transmission time, the second transmission time, the 3rd and the 4th, obtain signal transmission when
Between.
The first delay time obtaining, the second delay time, the 3rd delay time and the 4th delay time are added up to be added,
Just obtain the total time that signal transmits in time measurement system.
Method Of Time Measurement provided in an embodiment of the present invention, respectively obtain signal transmit in the first delay unit first
Delay time, in the second delay unit transmission the second delay time, in the 3rd delay unit transmission three time delays when
Between and the 4th delay time in the 4th delay unit transmission, and the time of acquisition is added up, and then is just obtained signal
The total time of signal transmission in time measurement system.
Refer to Fig. 5, it illustrates the third flow chart of a kind of Method Of Time Measurement provided in an embodiment of the present invention, can
To comprise the following steps：
Step 301：Obtain initial position on the delay loop in time measurement system for the signal and final position.
Step 302：Statistics between initial position and final position, the first delay unit number that signal passes through and
The number of the 3rd delay unit.
Step 303：Statistical signal when connecting line, the number of the second delay unit passed through and the 4th delay unit
Number.
Step 304：To the number of the first delay unit, the number of the second delay unit, the number of the 3rd delay unit and
The number summation of the 4th delay unit, obtains total number.
By the number of the first delay unit of statistics, the number of the second delay unit, the number of the 3rd delay unit and the
The number of four delay units is added, and obtains signal in transmitting procedure by the total number of delay unit.
Step 305：Total number is multiplied with delay time, obtains the transmission time of signal.
The total number of delay unit that the signal transmission obtaining is passed through is multiplied with the delay time of each delay unit, just
It has been calculated signal transmission elapsed time.
Method Of Time Measurement provided in an embodiment of the present invention, the first the time delay respectively signal transmission acquiring passed through
Unit number, the second delay unit number, the 3rd delay unit number mutually add up with the 4th delay unit number, and according to known
Delay unit delay time, by being multiplied, obtain time of transmitting in time measurement system of signal it is achieved that to the time
Measurement when there is signal transmission, to signal transmission time for the delay loop providing in measuring system.
Last in addition it is also necessary to explanation, herein, the relational terms of such as target and target or the like be used merely to by
One entity or operation are made a distinction with another entity or operation, and not necessarily require or imply these entities or operation
Between there is any this actual relation or order.And, term " inclusion ", "comprising" or its any other variant meaning
Covering comprising of nonexcludability, so that including a series of process of key elements, method, article or equipment not only include that
A little key elements, but also include other key elements being not expressly set out, or also include for this process, method, article or
The intrinsic key element of equipment.In the absence of more restrictions, the key element being limited by sentence "including a ...", does not arrange
Remove and also there is other identical element in the process including described key element, method, article or equipment.
Described above to the disclosed embodiments, makes those skilled in the art be capable of or uses the present invention.To this
Multiple modifications of a little embodiments will be apparent from for a person skilled in the art, and generic principles defined herein can
Without departing from the spirit or scope of the present invention, to realize in other embodiments.Therefore, the present invention will not be limited
It is formed on the embodiments shown herein, and be to fit to consistent with principles disclosed herein and features of novelty the widest
Scope.
Claims (10)
1. a kind of time measurement system based on on-site programmable gate array FPGA it is characterised in that
Described system includes：
The first time delay chain and N number of 3rd time delay list that N number of first delay unit and K the second delay unit is sequentially connected in series
The second time delay chain that unit is sequentially connected in series with K the 4th delay unit；Wherein, N be more than or equal to 1, and N be integer, K be more than etc.
In 1, and K is integer；
In described first time delay chain, n-th first delay unit and the 1st the 3rd delay unit in described second time delay chain pass through
Connecting line connects, and n-th the 3rd delay unit and the 1st the first time delay in described first time delay chain in described second time delay chain
Unit is connected by connecting line, forms delay loop；
Described K the second delay unit is used for measurement signal between n-th first delay unit and the 1st the 3rd delay unit
Connecting line on transmission time；
Described K the 4th delay unit is used for measurement signal between n-th the 3rd delay unit and the 1st the first delay unit
Connecting line on transmission time.
2. system according to claim 1 it is characterised in that
Signal, when n-th first delay unit flows out, respectively enters described 1st the 3rd delay unit and described K the
The 1st the second delay unit in two delay units；
Signal, when described n-th the 3rd delay unit flows out, respectively enters described 1st the first delay unit and described K
The 1st the 4th delay unit in individual 4th delay unit.
3. system according to claim 1 it is characterised in that
Transmission time on connecting line between n-th first delay unit and the 1st the 3rd delay unit for the signal is not more than
Total delay time of described K the second delay unit；
Transmission time on connecting line between n-th the 3rd delay unit and the 1st the first delay unit for the signal is not more than
Total delay time of described K the 4th delay unit.
4. system according to claim 1 it is characterised in that
Described connecting line is fly line.
5. system according to claim 1 it is characterised in that
Each described delay unit includes at least one not gate.
6. system according to claim 5 it is characterised in that
The number of described not gate is 3.
7. system according to claim 5 it is characterised in that
3 described not gates are connected in series.
8. a kind of Method Of Time Measurement is it is characterised in that be applied to the time measurement system based on FPGA described in claim 1
In, methods described includes：
Obtain initial position on the delay loop in described time measurement system for the signal and final position；
Statistics between described initial position and described final position, the first delay unit number that described signal passes through and
The number of the 3rd delay unit；
Statistical signal when connecting line, the number of the second delay unit passed through and the number of the 4th delay unit；
According to described first delay unit number, the number of described second delay unit, described 3rd delay unit number with
And the number of described 4th delay unit, obtain the transmission time of described signal.
9. method according to claim 8 it is characterised in that
According to described first delay unit number, the number of described second delay unit, described 3rd delay unit number
And the number of described 4th delay unit, before obtaining the transmission time of described signal, methods described includes：
Delay time according to the first delay unit and the first delay unit number, obtain the first transmission time；
Delay time according to the second delay unit and the second delay unit number obtain the second transmission time；
Delay time according to the 3rd delay unit and the 3rd delay unit number obtain the 3rd transmission time；
Delay time according to the 4th delay unit and the 4th delay unit number obtain the 4th transmission time；
Add up described first transmission time, the second transmission time, the 3rd transmission time and the 4th transmission time, obtains described letter
Number transmission time.
10. method according to claim 8 it is characterised in that
When the delay time of the first delay unit, the second delay unit, the 3rd and the 4th is equal, described prolong according to described first
Shi Danyuan number, the number of described second delay unit, the number of described 3rd delay unit and described 4th delay unit
Number, obtain described signal transmission time include：
To the number of described first delay unit, the number of described second delay unit, the number of described 3rd delay unit and
The number summation of described 4th delay unit, obtains total number；
Described total number is multiplied with described delay time, obtains the transmission time of described signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510158172.6A CN104714403B (en) | 2015-04-03 | 2015-04-03 | FPGA (field programmable gate array)-based time measurement system and method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510158172.6A CN104714403B (en) | 2015-04-03 | 2015-04-03 | FPGA (field programmable gate array)-based time measurement system and method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104714403A CN104714403A (en) | 2015-06-17 |
| CN104714403B true CN104714403B (en) | 2017-02-22 |
Family
ID=53413841
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510158172.6A Active CN104714403B (en) | 2015-04-03 | 2015-04-03 | FPGA (field programmable gate array)-based time measurement system and method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104714403B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108401445B (en) * | 2017-06-30 | 2021-11-19 | 深圳市大疆创新科技有限公司 | Circuit, method and related chip, system and equipment for measuring time |
| CN110147037B (en) * | 2019-06-19 | 2021-03-30 | 东软医疗系统股份有限公司 | Time-to-digital converter adjusting method and device |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1696845A (en) * | 2005-05-13 | 2005-11-16 | 清华大学 | Method and device for measuring time interval through delay line in cascaded two stages |
| CN101277104A (en) * | 2007-03-26 | 2008-10-01 | 英飞凌科技股份公司 | Improved time delay circuit and time to digital converter |
| CN202121568U (en) * | 2011-07-11 | 2012-01-18 | 山东欧龙电子科技有限公司 | Time-digital converter |
| CN103186097A (en) * | 2013-03-27 | 2013-07-03 | 西安电子科技大学 | High-definition time interval measuring device based on FPGA (Field Programmable Gate Array) |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6720959B2 (en) * | 2002-03-28 | 2004-04-13 | Texas Instruments Incorporated | Area efficient, low power and flexible time digitizer |
-
2015
- 2015-04-03 CN CN201510158172.6A patent/CN104714403B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1696845A (en) * | 2005-05-13 | 2005-11-16 | 清华大学 | Method and device for measuring time interval through delay line in cascaded two stages |
| CN101277104A (en) * | 2007-03-26 | 2008-10-01 | 英飞凌科技股份公司 | Improved time delay circuit and time to digital converter |
| CN202121568U (en) * | 2011-07-11 | 2012-01-18 | 山东欧龙电子科技有限公司 | Time-digital converter |
| CN103186097A (en) * | 2013-03-27 | 2013-07-03 | 西安电子科技大学 | High-definition time interval measuring device based on FPGA (Field Programmable Gate Array) |
Non-Patent Citations (1)
| Title |
|---|
| 基于FPGA的星载激光测高仪飞行时间测量;姚萍萍，等;《红外与激光工程》;20080831;第37卷(第4期);正文第679-682页 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104714403A (en) | 2015-06-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106019923A (en) | FPGA-based time-to-digital converter | |
| CN100412729C (en) | Method and device for measuring time interval through delay line in cascaded two stages | |
| CN103186097B (en) | High-definition time interval measuring device based on FPGA (Field Programmable Gate Array) | |
| CN103401557B (en) | Time-to-digit converter and time interval measurement method | |
| CN104714403B (en) | FPGA (field programmable gate array)-based time measurement system and method | |
| CN205080373U (en) | Accurate time interval measuring circuit based on delay line interpolation method | |
| JP7145325B2 (en) | High precision time measurement method based on FPGA | |
| CN104363021A (en) | TDC (time/digital conversion) method and device based on FPGA (field programmable gate array) fine delay unit | |
| CN104320240B (en) | A kind of provide the method and apparatus of global clock in system | |
| CN105675981B (en) | A kind of frequency meter and frequency measurement method based on FPGA | |
| RU2015156484A (en) | IMPROVED MEASUREMENT OF DISTANCE USING TIME OF FLIGHT | |
| CN103837741A (en) | Equal-precision frequency testing system based on FPGA and design method thereof | |
| CN105421172B (en) | Measuring method for one-sided operating double track railway track control net | |
| CN104219464A (en) | Sampling location self-adaptive adjustment CCD video signal processing system | |
| CN105157710B (en) | Section congestion level detecting system based on remote sensing communication | |
| CN102664701A (en) | System and method for dynamically adjusting multichannel and wide-range clock transmission delay | |
| CN104142436B (en) | The test structure of three port radio-frequency devices and method of testing | |
| CN103297054B (en) | Annular time-to-digit converter and method thereof | |
| CN112348470B (en) | Efficient registration and problem feedback system for electronic detonator | |
| CN102104384A (en) | Differential delay chain unit and time-to-digital converter comprising same | |
| CN109976955A (en) | A kind of clock rate testing circuit and measuring method | |
| CN106788953A (en) | A kind of alignment schemes and system of multidiameter delay data-signal | |
| CN107908097B (en) | Using the time interval measurement system and measurement method of mixing interpolation cascade structure | |
| CN103412474B (en) | Range high-precision expanded circuit when TDC-GP2 based on FPGA surveys | |
| CN205015669U (en) | Delay line circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |