CN104576641A - Intermediate triggering negative-pressure-resistant SCR (silicon controlled rectifier) device, technical method and application circuit - Google Patents
Intermediate triggering negative-pressure-resistant SCR (silicon controlled rectifier) device, technical method and application circuit Download PDFInfo
- Publication number
- CN104576641A CN104576641A CN201410767907.0A CN201410767907A CN104576641A CN 104576641 A CN104576641 A CN 104576641A CN 201410767907 A CN201410767907 A CN 201410767907A CN 104576641 A CN104576641 A CN 104576641A
- Authority
- CN
- China
- Prior art keywords
- trap
- active area
- scr device
- deeply
- resistance
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Semiconductor Integrated Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
The invention is suitable for the field of semiconductor devices, and provides an intermediate triggering negative-pressure-resistant SCR (silicon controlled rectifier) device, a technical method and an ESD (electro-static discharge) application circuit. The structure comprises a substructure, a first deep injection well formed in the substrate, a first active region formed in the first deep injection well, a second deep injection well formed in the substrate, a second active region formed in the second deep injection well, a first active region formed in the second deep injection well, a first well formed in the second deep injection well to form an intersection, a first active region formed by simultaneous injection into the two wells at the intersection between the first well and the second deep injection well, a second active region formed in the first well, and a first active region formed in the first well. According to the SCR device which can resist negative pressure and has intermediate triggering voltage, the triggering voltage of the SCR device can be reduced to be lower than the puncture voltage of a gate oxide layer in a chip, so that the effective design requirement on ESD protection is met.
Description
Technical field
The invention belongs to field of semiconductor devices, particularly relate to the SCR device of the resistance to negative pressure of a kind of middle triggering, process and ESD application circuit.
Background technology
Controllable silicon (Silicon Controlled Rectifier, SCR) device, due to low maintenance voltage characteristic, has higher unit are protective value relative to other electrostatic protections (ESD) device.
Fig. 1 shows the cross-section structure that existing height triggers the SCR device of resistance to negative pressure, this SCR device structure comprises: P type substrate (PSUB) 1, multiple dark injection P trap (DPWELL) 2 formed by doping in P type substrate 1 and deeply inject the P+ active area (P+) 3 that P trap 2 formed by doping at each, P type substrate 1 injects P trap 2 by dark, then by P+ active area 3 ground connection;
This SCR device structure also comprises: dark injection N trap (HDWELL) 4 formed by doping in P type substrate 1, the multiple N+ active area (N+) 5 formed by doping at the dark N of injection trap 4 and the multiple P+ active areas (P+) 6 formed by doping at the dark N of injection trap 4, when applying, the dark N trap 4 that injects is connected to current potential V respectively by multiple N+ active area 5 and multiple P+ active area 6;
This SCR device structure also comprises: the P trap (PWELL) 8 formed by doping at the dark N of injection trap 4, the multiple N+ active area (N+) 7 formed by doping at P trap 8 and the P+ active area (P+) 9 formed by doping at P trap 8, when applying, P trap 8 is connected to port PAD (pressure welding point on wafer) by multiple N+ active area 7 and P+ active area 9.
When applying, P+ active area 6 is as emitter, and the dark N trap 4 that injects is as base stage, and P trap 8, as collector electrode, forms lateral PNP triode; Dark injection N trap 4 is as collector electrode, and P trap 8 is as base stage, and N+ active area 7, as emitter, forms longitudinal NPN triode; Resistance R is the dark dead resistance injecting N trap (HDWELL) 4, and resistance Rpwell is the dead resistance of P trap (PWELL) 8.
This lateral PNP triode and longitudinal NPN triode just constitute the structure of SCR device, its equivalent electric circuit as shown in Figure 2, at ESD (Electro-Static discharge, Electro-static Driven Comb) event occur time, if port PAD voltage is higher than V point voltage, by P trap 8 and dark PN junction electric discharge of injecting between N trap 4, if V point voltage is higher than port PAD voltage, and after reaching the reverse breakdown voltage of the PN junction of dark injection N trap 4 and P trap 8 formation, PN junction is breakdown, electric current flows into P trap 8 by deeply injecting N trap 4, lateral PNP and longitudinal NPN all logical, SCR device is triggered.
As can be seen from this structure, the triggering of SCR device is realized by reverse breakdown PN junction, and triggering SCR device needs voltage between port PAD and V point to exceed the reverse breakdown voltage of the PN junction between dark injection N trap 4 and P trap 8.
But the doping content that prior art forms two traps of this PN junction is all lower; therefore reverse breakdown voltage is higher; cause trigger voltage to be generally 30 ~ 50V, and chip internal gate oxide breakdown voltage is starkly lower than this trigger voltage, causes ESD device not have protective effect.
Summary of the invention
The object of the embodiment of the present invention is to provide a kind of resistance to negative pressure and the SCR device with middle trigger voltage, is intended to solve existing SCR device trigger voltage higher than chip internal gate oxide breakdown voltage, cannot realize the problem that effective ESD protects.
The embodiment of the present invention is achieved in that the SCR device of the resistance to negative pressure of a kind of middle triggering, comprising:
Substrate, the first the first active area deeply injected trap and formed at the described first dark injection trap formed in described substrate;
Formed in described substrate second injects trap deeply, in the second active area that the described second dark injection trap is formed and in the described second dark the first active area injected trap and formed, the described second dark injection trap is connected to V point voltage end by described second active area;
At the described second dark the first trap injecting trap and formed, described first trap and described second deeply injects trap and forms one and has a common boundary, described first trap and described second dark inject the intersection of trap while deeply inject trap to described first trap and described second and inject the first active area formed;
The second active area formed in described first trap, and the first active area formed in described first trap, described first trap is connected to PAD port by described first active area;
The doping type that described first dark injection trap and described second injects trap is deeply contrary;
The doping type of described first active area and described second active area is contrary;
Described first active area has high-dopant concentration.
Another object of the embodiment of the present invention is, provide a kind of ESD application circuit adopting the SCR device of the resistance to negative pressure of above-mentioned middle triggering, described ESD application circuit also comprises:
The SCR device of diode, resistance to malleation and reduce the circuits for triggering of SCR device trigger voltage of described resistance to malleation;
The PAD end of the SCR device of the resistance to negative pressure of described middle triggering is the input of described ESD application circuit, the V point voltage end of the SCR device of the resistance to negative pressure of described middle triggering simultaneously with the negative electrode of described diode, the anode of the SCR device of described resistance to malleation connects, the negative electrode ground connection simultaneously of the anode of described diode and the SCR device of described resistance to malleation, the input of described circuits for triggering is that the output of described ESD application circuit is connected with the V point voltage end of the SCR device of the resistance to negative pressure of described middle triggering, the output head grounding of described circuits for triggering, the substrate of described circuits for triggering is connected with the substrate of the SCR device of described resistance to malleation.
Another object of the embodiment of the present invention is, provide the process of the SCR device of the resistance to negative pressure of a kind of middle triggering, described process comprises the steps:
Deeply trap is injected in the substrate by injecting formation second;
Deeply trap is injected in the substrate by injecting formation first;
Deeply inject trap by injecting formation first trap described second, described first trap forms one have a common boundary with the described second dark trap that injects;
Described second, injection trap and described first trap pass through to inject formation second active area deeply respectively;
Deeply inject trap, described second described first respectively and deeply inject trap, described first trap by injecting formation first active area, and deeply inject trap injection formation first active area to described first trap and described second at described first trap and the described second dark intersection injecting trap simultaneously;
The doping type that described first dark injection trap and described second injects trap is deeply contrary;
The doping type of described first active area and described second active area is contrary;
Described first active area has high-dopant concentration.
The resistance to negative pressure embodiments provided also has the SCR device of middle trigger voltage, effectively can reduce the trigger voltage of resistance to negative pressure SCR device, make trigger voltage lower than chip internal gate oxide breakdown voltage, thus realize effective ESD protection under the condition of bearing negative pressure, and reduced the trigger voltage of the SCR device of resistance to malleation by circuits for triggering, thus realize effective ESD protection under the condition of bearing malleation.
Accompanying drawing explanation
Fig. 1 is the SCR device sectional structure chart that existing height triggers resistance to negative pressure;
Fig. 2 is the equivalent circuit theory figure that existing height triggers the SCR device of resistance to negative pressure;
Fig. 3 for the embodiment of the present invention provide in trigger the sectional structure chart of the SCR device of resistance to negative pressure;
Fig. 4 for the embodiment of the present invention provide in trigger the equivalent circuit theory figure of the SCR device of resistance to negative pressure;
The structure chart of the ESD application circuit that Fig. 5 provides for the embodiment of the present invention;
Fig. 6 for the embodiment of the present invention provide in trigger the process flowage structure of the SCR device of resistance to negative pressure.
Embodiment
In order to make object of the present invention, technical scheme and advantage clearly understand, below in conjunction with drawings and Examples, the present invention is further elaborated.Should be appreciated that specific embodiment described herein only in order to explain the present invention, be not intended to limit the present invention.In addition, if below in described each execution mode of the present invention involved technical characteristic do not form conflict each other and just can mutually combine.
The resistance to negative pressure embodiments provided also has the SCR device of middle trigger voltage, effectively can reduce the trigger voltage of resistance to negative pressure SCR device, make trigger voltage lower than chip internal gate oxide breakdown voltage, thus realize the designing requirement of effective ESD protection.
A SCR device structure for the resistance to negative pressure of middle triggering, described SCR device structure comprises:
Substrate, the first the first active area deeply injected trap and formed at the described first dark injection trap formed in described substrate;
Formed in described substrate second injects trap deeply, in the second active area that the described second dark injection trap is formed and in the described second dark the first active area injected trap and formed, the described second dark injection trap is connected to V point voltage end by described second active area;
At the described second dark the first trap injecting trap and formed, described first trap and described second deeply injects trap and forms one and has a common boundary, described first trap and described second dark inject the intersection of trap while deeply inject trap to described first trap and described second and inject the first active area formed;
The second active area formed in described first trap, and the first active area formed in described first trap, described first trap is connected to PAD port by described first active area;
The doping type that first dark injection trap and second injects trap is deeply contrary;
The doping type of the first active area and the second active area is contrary;
First active area has high-dopant concentration.
The resistance to negative pressure embodiments provided also has the SCR device of middle trigger voltage, effectively can reduce the trigger voltage of resistance to negative pressure SCR device, make trigger voltage lower than chip internal gate oxide breakdown voltage, thus realize effective ESD protection under the condition of bearing negative pressure, and reduced the trigger voltage of the SCR device of resistance to malleation by circuits for triggering, thus realize effective ESD protection under the condition of bearing malleation.
Below in conjunction with specific embodiment, realization of the present invention is described in detail:
Fig. 3 shows the cross-section structure of the SCR device of the resistance to negative pressure of middle triggering that the embodiment of the present invention provides, and for convenience of explanation, illustrate only part related to the present invention.
As one embodiment of the invention, the SCR device triggering resistance to negative pressure in this comprises:
P type substrate (PSUB) 11, dark injection P trap (DPWELL) 12 formed by doping in P type substrate 11 and the P+ active area (P+) 13 formed by doping at the dark P of injection trap 12, P type substrate 11 injects P trap 12 by dark, then by P+ active area 13 ground connection;
In embodiments of the present invention, dark P trap (DPWELL) 12 and the P+ active area 13 injected is a closed annular from the angle that domain is overlooked.
The SCR device that the embodiment of the present invention provides also comprises: dark injection N trap (HDWELL) 14 formed by doping in P type substrate 11, the N+ active area (N+) 15 formed by doping at the dark N of injection trap 14 and the P+ active area (P+) 16 formed by doping at the dark N of injection trap 14, when applying, dark injection N trap 14 is connected to V point voltage end by N+ active area 15, and it is identical that P+ active area 16 and N+ active area 15 connect current potential;
In embodiments of the present invention, N+ active area (N+) 15 and P+ active area (P+) 16 is a closed annular from the angle that domain is overlooked.
The SCR device that the embodiment of the present invention provides also comprises:
At the P trap (PWELL) 18 that the dark N of injection trap 14 is formed by doping, P trap (PWELL) 18, with injecting N trap 14 forms a boundary deeply, injects N trap 14 and P trap 18 injects the P+ active area (P+) 17 formed to dark at the dark intersection injecting N trap 14 and P trap 18 simultaneously;
By the N+ active area (N+) 19 of doping formation in P trap 18, and by the P+ active area (P+) 20 of doping formation in P trap 18, when applying, P trap 18 is connected to PAD port by P+ active area 20, and it is identical that N+ active area 19 and P+ active area 20 connect current potential.
In embodiments of the present invention, P+ active area (P+) 17 is in the dark intersection injecting N trap 14 and P trap 18, and diffuse to form along intersection to the dark both sides injecting N trap 14 and P trap 18, doping (diffusion) degree of depth of P+ active area (P+) 17 is less than dark injection N trap 14 and P trap 18.
In embodiments of the present invention, P+ active area (P+) 17 and N+ active area (N+) 19 is also a closed annular from the angle that domain is overlooked.
In embodiments of the present invention, P+ active area 16 is as emitter, and the dark N trap 14 that injects is as base stage, and P trap 18, as collector electrode, forms lateral PNP triode; Dark injection N trap 14 is as collector electrode, and P trap 18 is as base stage, and N+ active area 19, as emitter, forms longitudinal NPN triode.
This lateral PNP triode and longitudinal NPN triode just constitute the SCR device structure that the embodiment of the present invention provides, its equivalent electric circuit as shown in Figure 4, wherein resistance R is the dark dead resistance injecting N trap (HDWELL) 14, resistance Rpwell is the dead resistance of P trap (PWELL) 18, diode P+/NWELL DIO is the diode formed between P+ active area (P+) 17 and the dark N of injection trap 14, namely the embodiment of the present invention is reduce the trigger voltage of resistance to negative pressure SCR device when esd event occurs by diode P+/NWELL DIO, if port PAD voltage is higher than V point voltage, by deeply injecting the PN junction electric discharge between N trap (HDWELL) 14 and P trap (PWELL) 18, if V point voltage is higher than port PAD voltage, and after reaching the reverse breakdown voltage of the PN junction of dark injection N trap (HDWELL) 14 and P+ active area 17 formation, PN junction is breakdown, electric current flows to P+ active area 17 by deeply injecting N trap (HDWELL) 14, lateral PNP and longitudinal NPN all logical, SCR device is triggered.
In this structure, because P+ active area 17 has high doping content, the PN junction therefore deeply injecting N trap 14 and P+ active area 17 formation has low reverse breakdown voltage, and this SCR structure can be triggered at lower voltages, thus plays esd protection effect.
As one embodiment of the invention; this SCR device can adopt the technique of BCDMOS 0.35um; after tested; the negative sense trigger voltage of traditional structure (accompanying drawing 1) is-35V; and the negative sense trigger voltage of the SCR device structure that the embodiment of the present invention provides (accompanying drawing 3) reduces to-15V, lower than the gate oxide breakdown voltage of chip internal, therefore, it is possible to play esd protection effect; ESD ability 8000V under manikin (Human-Body Model, HBM).
Can ground be expected, by doping type (P+ and N+) is exchanged, and the annexation of PAD port and V point voltage end also can be exchanged, the SCR device of the resistance to negative pressure of middle triggering of identical performance can be obtained equally.
The resistance to negative pressure embodiments provided also has the SCR device of middle trigger voltage, effectively can reduce the trigger voltage of resistance to negative pressure SCR device, make trigger voltage lower than chip internal gate oxide breakdown voltage, thus realize effective ESD protection under the condition of bearing negative pressure, and reduced the trigger voltage of the SCR device of resistance to malleation by circuits for triggering, thus realize effective ESD protection under the condition of bearing malleation.
Fig. 5 shows ESD application circuit that the embodiment of the present invention provides for convenience of explanation, illustrate only part related to the present invention.
As one embodiment of the invention, this ESD application circuit is connected with the protected circuit 5 in inside, comprising:
The SCR device 33 of diode 32, resistance to malleation, reduce the circuits for triggering 34 of SCR device 33 trigger voltage of resistance to malleation and the SCR device 31 of the resistance to negative pressure of middle triggering;
The PAD end of the SCR device 31 of the resistance to negative pressure of middle triggering is the input of ESD application circuit, the V point voltage end of the SCR device 31 of the resistance to negative pressure of middle triggering is connected with the anode of the negative electrode of diode 32, the SCR device 33 of resistance to malleation simultaneously, the negative electrode ground connection (GND) simultaneously of the anode of diode 32 and the SCR device 33 of resistance to malleation, the input of circuits for triggering 34 is connected with the V point voltage end of the SCR device 31 of the resistance to negative pressure of middle triggering, the output head grounding of circuits for triggering 34, the substrate of circuits for triggering 34 is connected with the substrate of the SCR device 33 of resistance to malleation.
In embodiments of the present invention, circuits for triggering 34 are PMOS of a string series connection, realize to substrate Injection Current, thus trigger SCR33 by puncturing PMOS.
In embodiments of the present invention, the SCR device 31 of the resistance to negative pressure of middle triggering in this ESD application circuit is the SCR device of the resistance to negative pressure of middle triggering in above-described embodiment.
In embodiments of the present invention, this ESD application circuit can bear positive/negative voltage, when an esd event occurs, when input (PAD end) voltage of ESD application circuit is positive voltage relative to GND, then the discharge path of ESD application circuit is just logical diode (P trap (PWELL) 19 and the dark SCR device 33 injecting diode and the resistance to malleation formed between N trap (HDWELL) 14 in the SCR device 31 of the resistance to negative pressure of middle triggering, the trigger voltage of the SCR device 33 of resistance to malleation should lower than the reverse breakdown voltage of diode 32, because the SCR device 33 of resistance to malleation is between signal path and GND, therefore the trigger voltage of the SCR device 33 of resistance to malleation can be reduced by circuits for triggering 4, the SCR device 33 of resistance to malleation is worked, thus play effective ESD protective action,
When input (PAD end) voltage of ESD application circuit is negative voltage relative to GND, then the discharge path of ESD application circuit is the SCR device 31 of diode 32 and the resistance to negative pressure of middle triggering, the trigger voltage of the SCR device 31 of the resistance to negative pressure of middle triggering will lower than the reverse breakdown voltage of the diode in the SCR device 31 of the resistance to negative pressure of middle triggering, due to the embodiment of the present invention choose in trigger resistance to negative pressure SCR device 31 trigger SCR device in one, its trigger voltage is much smaller than the reverse breakdown voltage of its diode, therefore, this ESD application circuit also can play effective ESD protective action when bearing negative voltage.
The resistance to negative pressure embodiments provided also has the SCR device of middle trigger voltage, effectively can reduce the trigger voltage of resistance to negative pressure SCR device, make trigger voltage lower than chip internal gate oxide breakdown voltage, thus realize effective ESD protection under the condition of bearing negative pressure, and reduced the trigger voltage of the SCR device of resistance to malleation by circuits for triggering, thus realize effective ESD protection under the condition of bearing malleation.
Another object of the embodiment of the present invention is, provides the process of the SCR device of the resistance to negative pressure of a kind of middle triggering, comprises the steps:
Deeply trap is injected in the substrate by injecting formation second;
Deeply trap is injected in the substrate by injecting formation first;
Deeply inject trap by injecting formation first trap described second, described first trap forms one have a common boundary with the described second dark trap that injects;
Described second, injection trap and described first trap pass through to inject formation second active area deeply respectively;
Deeply inject trap, described second described first respectively and deeply inject trap, described first trap by injecting formation first active area, and deeply inject trap injection formation first active area to described first trap and described second at described first trap and the described second dark intersection injecting trap simultaneously;
The doping type that described first dark injection trap and described second injects trap is deeply contrary;
The doping type of described first active area and described second active area is contrary;
Described first active area has high-dopant concentration.
Below in conjunction with specific embodiment, realization of the present invention is described in detail:
Fig. 6 shows the process flowage structure of the SCR device of the resistance to negative pressure of middle triggering that the embodiment of the present invention provides, and for convenience of explanation, illustrate only part related to the present invention.
As one embodiment of the invention, by reference to the accompanying drawings 3,4, the process flow process triggering the SCR device of resistance to negative pressure in this comprises the steps:
In step S101, in P type substrate (PSUB) 11, form dark injection N trap (HDWELL) 14 by injecting;
In step s 102, in P type substrate 11, dark injection P trap (DPWELL) 12 is formed by injecting;
In step s 103, N trap (HDWELL) 14 is injected by injection formation P trap (PWELL) 18, P trap 18 with injecting N trap 14 forms a boundary deeply dark;
In step S104, form N+ active area (N+) 15,19 dark N trap of injection (HDWELL) 14 and P trap 18 by injecting respectively;
In step S105, pass through to inject formation P+ active area (P+) 13,16,20 at dark injection P trap (DPWELL) 12, dark N trap of injection (HDWELL) 14, P trap 18 respectively, and form P+ active area (P+) 17 to P trap 18 and the injection of the dark N of injection trap 14 at the intersection of P trap 18 and dark injection N trap 14 simultaneously;
P type substrate 11 injects P trap 12 by dark, then by P+ active area 13 ground connection.
When applying, the dark N trap 14 that injects is connected to V point voltage end by N+ active area 15, and it is identical that P+ active area 16 and N+ active area 15 connect current potential; P trap 18 is connected to PAD port by P+ active area 20, and it is identical that N+ active area 19 and P+ active area 20 connect current potential.
In embodiments of the present invention, dark P trap (DPWELL) 12 and the P+ active area 13 injected is a closed annular from the angle that domain is overlooked; N+ active area (N+) 15 and P+ active area (P+) 16 are a closed annular from the angle that domain is overlooked; P+ active area (P+) 17 is in the dark intersection injecting N trap 14 and P trap 18, and diffuse to form along intersection to being in the dark both sides injecting N trap 14 and P trap 18, doping (diffusion) degree of depth of P+ active area (P+) 17 is less than to be in injects N trap 14 and P trap 18 deeply; P+ active area (P+) 17 and N+ active area (N+) 19 are also a closed annular from the angle that domain is overlooked.
In embodiments of the present invention, P+ active area 16 is as emitter, and the dark N trap 14 that injects is as base stage, and P trap 18, as collector electrode, forms lateral PNP triode; Dark injection N trap 14 is as collector electrode, and P trap 18 is as base stage, and N+ active area 19, as emitter, forms longitudinal NPN triode.
This lateral PNP triode and longitudinal NPN triode just constitute the SCR device structure that the embodiment of the present invention provides, its equivalent electric circuit as shown in Figure 4, wherein resistance R is the dark dead resistance injecting N trap (HDWELL) 14, resistance Rpwell is the dead resistance of P trap (PWELL) 18, diode P+/NWELL DIO is the diode formed between P+ active area (P+) 17 and N trap 14, and namely the embodiment of the present invention is the trigger voltage being reduced resistance to negative pressure SCR device by diode P+/NWELL DIO.When esd event occurs, if port PAD voltage is higher than V point voltage, by deeply injecting the PN junction electric discharge between N trap (HDWELL) 14 and P trap (PWELL) 18, if V point voltage is higher than port PAD voltage, and after reaching the reverse breakdown voltage of the PN junction of dark injection N trap (HDWELL) 14 and P+ active area 17 formation, PN junction is breakdown, electric current flows to P+ active area 17 by deeply injecting N trap (HDWELL) 14, lateral PNP and longitudinal NPN all logical, SCR device is triggered.
In the device architecture that this process is made; because P+ active area 17 has high doping content; therefore the PN junction deeply injecting N trap 14 and P+ active area 17 formation has low reverse breakdown voltage, and this SCR structure can be triggered at lower voltages, thus plays esd protection effect.
As one embodiment of the invention; this process can adopt the technique of BCDMOS 0.35um; after tested; the negative sense trigger voltage of traditional structure (accompanying drawing 1) is-35V; and the negative sense trigger voltage of the SCR device structure that the embodiment of the present invention provides (accompanying drawing 3) reduces to-15V, far below the gate oxide breakdown voltage of chip internal, therefore, it is possible to play esd protection effect; ESD ability 8000V under manikin (Human-Body Model, HBM).
The resistance to negative pressure embodiments provided also has the SCR device of middle trigger voltage, effectively can reduce the trigger voltage of SCR device, make trigger voltage lower than chip internal gate oxide breakdown voltage, thus realize effective ESD protection under the condition of bearing negative pressure, and reduced the trigger voltage of the SCR device of resistance to malleation by circuits for triggering, thus realize effective ESD protection under the condition of bearing malleation.
These are only preferred embodiment of the present invention, not in order to limit the present invention, all any amendments done within the spirit and principles in the present invention, equivalent replacement and improvement etc., all should be included within protection scope of the present invention.
Claims (10)
1. trigger a SCR device for resistance to negative pressure in, it is characterized in that, described SCR device comprises:
Substrate, the first the first active area deeply injected trap and formed at the described first dark injection trap formed in described substrate;
Formed in described substrate second injects trap deeply, in the second active area that the described second dark injection trap is formed and in the described second dark the first active area injected trap and formed, the described second dark injection trap is connected to V point voltage end by described second active area;
At the described second dark the first trap injecting trap and formed, described first trap and described second deeply injects trap and forms one and has a common boundary, described first trap and described second dark inject the intersection of trap while deeply inject trap to described first trap and described second and inject the first active area formed;
The second active area formed in described first trap, and the first active area formed in described first trap, described first trap is connected to PAD port by described first active area;
The doping type that described first dark injection trap and described second injects trap is deeply contrary;
The doping type of described first active area and described second active area is contrary;
Described first active area has high-dopant concentration.
2. SCR device as claimed in claim 1, it is characterized in that, described substrate is P type substrate;
The described first dark trap that injects is deeply inject P trap, and the described second dark injection trap is dark injection N trap;
Described first active area is P+ active area, described second active area is N+ active area;
Described first trap is P trap.
3. SCR device as claimed in claim 1, it is characterized in that, described first injects trap, described second deeply injects trap, described first active area, described second active area, described first trap deeply, is all formed by doping.
4. SCR device as claimed in claim 1, it is characterized in that, the live width of described SCR device is BCDMOS 0.35um.
5. an ESD application circuit, is characterized in that, described ESD application circuit comprises:
The SCR device of diode, resistance to malleation, reduce the circuits for triggering of the SCR device trigger voltage of described resistance to malleation, and as described in any one of Claims 1-4 in trigger the SCR device of resistance to negative pressure;
The PAD end of the SCR device of the resistance to negative pressure of described middle triggering is the input of described ESD application circuit, the V point voltage end of the SCR device of the resistance to negative pressure of described middle triggering simultaneously with the negative electrode of described diode, the anode of the SCR device of described resistance to malleation connects, the negative electrode ground connection simultaneously of the anode of described diode and the SCR device of described resistance to malleation, the input of described circuits for triggering is that the output of described ESD application circuit is connected with the V point voltage end of the SCR device of the resistance to negative pressure of described middle triggering, the output head grounding of described circuits for triggering, the substrate of described circuits for triggering is connected with the substrate of the SCR device of described resistance to malleation,
The SCR device of the resistance to negative pressure of described middle triggering is for triggering the SCR device of resistance to negative pressure in as described in any one of Claims 1-4.
6. ESD application circuit as claimed in claim 5, it is characterized in that, described circuits for triggering comprise the PMOS of multiple series connection, and the substrate of described PMOS is the substrate of described circuits for triggering.
7. trigger a process for the SCR device of resistance to negative pressure in, it is characterized in that, described process comprises the steps:
Deeply trap is injected in the substrate by injecting formation second;
Deeply trap is injected in the substrate by injecting formation first;
Deeply inject trap by injecting formation first trap described second, described first trap forms one have a common boundary with the described second dark trap that injects;
Described second, injection trap and described first trap pass through to inject formation second active area deeply respectively;
Deeply inject trap, described second described first respectively and deeply inject trap, described first trap by injecting formation first active area, and deeply inject trap injection formation first active area to described first trap and described second at described first trap and the described second dark intersection injecting trap simultaneously;
The doping type that described first dark injection trap and described second injects trap is deeply contrary;
The doping type of described first active area and described second active area is contrary;
Described first active area has high-dopant concentration.
8. described process as claimed in claim 7, is characterized in that, described substrate is P type substrate;
The described first dark trap that injects is deeply inject P trap, and the described second dark injection trap is dark injection N trap;
Described first active area is P+ active area, described second active area is N+ active area;
Described first trap is P trap.
9. described process as claimed in claim 7, is characterized in that, described first injects trap, described second deeply injects trap, described first active area, described second active area, described first trap deeply, is all formed by doping.
10. described process as claimed in claim 7, is characterized in that, the technique live width of described SCR device is 0.35um.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410767907.0A CN104576641B (en) | 2014-12-12 | 2014-12-12 | A kind of SCR device, process and the application circuit of the middle resistance to negative pressure of triggering |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410767907.0A CN104576641B (en) | 2014-12-12 | 2014-12-12 | A kind of SCR device, process and the application circuit of the middle resistance to negative pressure of triggering |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104576641A true CN104576641A (en) | 2015-04-29 |
| CN104576641B CN104576641B (en) | 2017-12-29 |
Family
ID=53092322
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410767907.0A Active CN104576641B (en) | 2014-12-12 | 2014-12-12 | A kind of SCR device, process and the application circuit of the middle resistance to negative pressure of triggering |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104576641B (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20030067039A1 (en) * | 2001-10-10 | 2003-04-10 | Shin Su | Electrostatic discharge protection structure |
| CN1466208A (en) * | 2002-07-01 | 2004-01-07 | 旺宏电子股份有限公司 | Electrostatic discharge protector and method for bipolar input pad |
| US20090294855A1 (en) * | 2008-05-28 | 2009-12-03 | Dong-Ju Lim | Electrostatic Discharge Protection Device |
| CN101771040A (en) * | 2010-01-19 | 2010-07-07 | 浙江大学 | Complementary-type SCR (Silicon Controlled Rectifier) structure triggered by diode string in an auxiliary way |
| CN103606548A (en) * | 2013-12-09 | 2014-02-26 | 江南大学 | Zener breakdown high-voltage ESD (Electronic Static Discharge) protective device with small-hysteresis SCR (Selective Catalytic Reduction) structure |
-
2014
- 2014-12-12 CN CN201410767907.0A patent/CN104576641B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20030067039A1 (en) * | 2001-10-10 | 2003-04-10 | Shin Su | Electrostatic discharge protection structure |
| CN1466208A (en) * | 2002-07-01 | 2004-01-07 | 旺宏电子股份有限公司 | Electrostatic discharge protector and method for bipolar input pad |
| US20090294855A1 (en) * | 2008-05-28 | 2009-12-03 | Dong-Ju Lim | Electrostatic Discharge Protection Device |
| CN101771040A (en) * | 2010-01-19 | 2010-07-07 | 浙江大学 | Complementary-type SCR (Silicon Controlled Rectifier) structure triggered by diode string in an auxiliary way |
| CN103606548A (en) * | 2013-12-09 | 2014-02-26 | 江南大学 | Zener breakdown high-voltage ESD (Electronic Static Discharge) protective device with small-hysteresis SCR (Selective Catalytic Reduction) structure |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104576641B (en) | 2017-12-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104752417A (en) | Silicon controlled rectifier protection device and forming method thereof | |
| CN104716132B (en) | The thyristor and its circuit of a kind of low trigger voltage and high maintenance voltage | |
| CN101807598A (en) | PNPNP type triac | |
| US8703547B2 (en) | Thyristor comprising a special doped region characterized by an LDD region and a halo implant | |
| CN102157519B (en) | Silicon controlled rectifier | |
| KR102440181B1 (en) | Gate-coupled NMOS device for ESD protection | |
| CN102544001A (en) | SCR (Silicon Controlled Rectifier) structure for providing ESD ( Electro-Static discharge) protection for I/O (Input/Output) port of integrated circuit under all modes | |
| CN104538392A (en) | Low-triggering and negative pressure resisting SCR component, processing method and application circuit | |
| CN104716133A (en) | Positive and negative high-voltage-resistant port ESD structure and equivalent circuit based on SCR structure | |
| CN104037171A (en) | Semiconductor element, and manufacturing method and operation method thereof | |
| CN103151351A (en) | Self substrate trigger ESD (Electro-Static Discharge) protecting device using dynamic substrate resistance technology, and application | |
| CN105977253B (en) | Trigger the SCR ESD protection device and its process of resistance to positive/negative-pressure more | |
| CN104409454A (en) | NLDMOS anti-static protection tube | |
| CN105957833B (en) | The SCR ESD protection device and its process of the low resistance to positive/negative-pressure of triggering | |
| CN102208455B (en) | Thyristor | |
| CN104269401A (en) | Novel ESD protection device based on SCR structure | |
| KR101392569B1 (en) | Bipolar junction transistor and method for manufacturing thereof | |
| CN102693980B (en) | A kind of controllable silicon ESD-protection structure of low trigger voltage | |
| CN102270658B (en) | Low-trigger-voltage and low-parasitic-capacitance silicon controlled structure | |
| KR101304051B1 (en) | Electrostatic discharge protection circuit | |
| CN102856317A (en) | Electro-Static Discharge protection device | |
| CN104576641A (en) | Intermediate triggering negative-pressure-resistant SCR (silicon controlled rectifier) device, technical method and application circuit | |
| CN102420245A (en) | Low-voltage trigger silicon controlled rectifier for ESD (Electro-Static Discharge) protection and manufacturing method of low-voltage trigger silicon controlled rectifier | |
| CN105633071A (en) | Semiconductor device and electronic device | |
| CN107579065A (en) | A kind of high maintenance voltage thyristor electrostatic protection device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |