CN104516833B - 用于多个顺序地址转换的合并的tlb结构 - Google Patents
用于多个顺序地址转换的合并的tlb结构 Download PDFInfo
- Publication number
- CN104516833B CN104516833B CN201410498401.4A CN201410498401A CN104516833B CN 104516833 B CN104516833 B CN 104516833B CN 201410498401 A CN201410498401 A CN 201410498401A CN 104516833 B CN104516833 B CN 104516833B
- Authority
- CN
- China
- Prior art keywords
- address
- entry
- cache
- tlb
- logical gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000006243 chemical reaction Methods 0.000 title claims abstract description 143
- 238000013519 translation Methods 0.000 claims abstract description 15
- 239000000872 buffer Substances 0.000 claims abstract description 14
- 238000000034 method Methods 0.000 claims description 41
- 230000008859 change Effects 0.000 claims description 23
- 230000002159 abnormal effect Effects 0.000 claims description 6
- 230000004044 response Effects 0.000 claims description 5
- 230000007704 transition Effects 0.000 claims description 3
- 230000005540 biological transmission Effects 0.000 claims 2
- 238000003860 storage Methods 0.000 description 49
- 238000013507 mapping Methods 0.000 description 21
- 238000010586 diagram Methods 0.000 description 20
- 230000008569 process Effects 0.000 description 15
- 230000009471 action Effects 0.000 description 10
- 238000012423 maintenance Methods 0.000 description 3
- 239000011800 void material Substances 0.000 description 3
- 241000208340 Araliaceae Species 0.000 description 2
- 235000005035 Panax pseudoginseng ssp. pseudoginseng Nutrition 0.000 description 2
- 235000003140 Panax quinquefolius Nutrition 0.000 description 2
- 230000000712 assembly Effects 0.000 description 2
- 238000000429 assembly Methods 0.000 description 2
- 230000033228 biological regulation Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 235000008434 ginseng Nutrition 0.000 description 2
- 238000005192 partition Methods 0.000 description 2
- 238000005549 size reduction Methods 0.000 description 2
- GOLXNESZZPUPJE-UHFFFAOYSA-N spiromesifen Chemical compound CC1=CC(C)=CC(C)=C1C(C(O1)=O)=C(OC(=O)CC(C)(C)C)C11CCCC1 GOLXNESZZPUPJE-UHFFFAOYSA-N 0.000 description 2
- 230000006399 behavior Effects 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000009849 deactivation Effects 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 238000012217 deletion Methods 0.000 description 1
- 230000037430 deletion Effects 0.000 description 1
- 230000004069 differentiation Effects 0.000 description 1
- 235000013399 edible fruits Nutrition 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000008676 import Effects 0.000 description 1
- 230000014759 maintenance of location Effects 0.000 description 1
- 230000004224 protection Effects 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 230000001629 suppression Effects 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 230000001052 transient effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
- G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
- G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
- G06F12/1036—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] for multiple virtual address spaces, e.g. segmentation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/15—Use in a specific computing environment
- G06F2212/151—Emulated environment, e.g. virtual machine
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Abstract
Description
Claims (45)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/038,156 | 2013-09-26 | ||
US14/038,156 US9639476B2 (en) | 2013-09-26 | 2013-09-26 | Merged TLB structure for multiple sequential address translations |
Publications (2)
Publication Number | Publication Date |
---|---|
CN104516833A CN104516833A (zh) | 2015-04-15 |
CN104516833B true CN104516833B (zh) | 2018-02-06 |
Family
ID=52692040
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201410498401.4A Active CN104516833B (zh) | 2013-09-26 | 2014-09-25 | 用于多个顺序地址转换的合并的tlb结构 |
Country Status (4)
Country | Link |
---|---|
US (1) | US9639476B2 (zh) |
KR (1) | KR101587361B1 (zh) |
CN (1) | CN104516833B (zh) |
HK (1) | HK1207439A1 (zh) |
Families Citing this family (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9208103B2 (en) | 2013-09-26 | 2015-12-08 | Cavium, Inc. | Translation bypass in multi-stage address translation |
US9268694B2 (en) | 2013-09-26 | 2016-02-23 | Cavium, Inc. | Maintenance of cache and tags in a translation lookaside buffer |
US9645941B2 (en) | 2013-09-26 | 2017-05-09 | Cavium, Inc. | Collapsed address translation with multiple page sizes |
US9684606B2 (en) * | 2014-11-14 | 2017-06-20 | Cavium, Inc. | Translation lookaside buffer invalidation suppression |
US9697137B2 (en) * | 2014-11-14 | 2017-07-04 | Cavium, Inc. | Filtering translation lookaside buffer invalidations |
US9830275B2 (en) * | 2015-05-18 | 2017-11-28 | Imagination Technologies Limited | Translation lookaside buffer |
US10007435B2 (en) * | 2015-05-21 | 2018-06-26 | Micron Technology, Inc. | Translation lookaside buffer in memory |
KR102473665B1 (ko) | 2015-07-28 | 2022-12-02 | 삼성전자주식회사 | 스토리지 디바이스 및 스토리지 가상화 시스템 |
KR102329924B1 (ko) | 2015-10-27 | 2021-11-23 | 삼성전자 주식회사 | 전자 장치 및 이의 메모리 관리 방법 |
US10534715B2 (en) | 2016-04-22 | 2020-01-14 | International Business Machines Corporation | Operation of a multi-slice processor implementing a unified page walk cache |
US10048881B2 (en) * | 2016-07-11 | 2018-08-14 | Intel Corporation | Restricted address translation to protect against device-TLB vulnerabilities |
US10176006B2 (en) | 2016-07-18 | 2019-01-08 | International Business Machines Corporation | Delaying purging of structures associated with address translation |
US10248573B2 (en) | 2016-07-18 | 2019-04-02 | International Business Machines Corporation | Managing memory used to back address translation structures |
US10162764B2 (en) | 2016-07-18 | 2018-12-25 | International Business Machines Corporation | Marking page table/page status table entries to indicate memory used to back address translation structures |
US10169243B2 (en) | 2016-07-18 | 2019-01-01 | International Business Machines Corporation | Reducing over-purging of structures associated with address translation |
US10223281B2 (en) | 2016-07-18 | 2019-03-05 | International Business Machines Corporation | Increasing the scope of local purges of structures associated with address translation |
US10241924B2 (en) | 2016-07-18 | 2019-03-26 | International Business Machines Corporation | Reducing over-purging of structures associated with address translation using an array of tags |
US10802986B2 (en) | 2016-07-18 | 2020-10-13 | International Business Machines Corporation | Marking to indicate memory used to back address translation structures |
US10176110B2 (en) | 2016-07-18 | 2019-01-08 | International Business Machines Corporation | Marking storage keys to indicate memory used to back address translation structures |
US10168902B2 (en) | 2016-07-18 | 2019-01-01 | International Business Machines Corporation | Reducing purging of structures associated with address translation |
US10176111B2 (en) | 2016-07-18 | 2019-01-08 | International Business Machines Corporation | Host page management using active guest page table indicators |
US10282305B2 (en) | 2016-07-18 | 2019-05-07 | International Business Machines Corporation | Selective purging of entries of structures associated with address translation in a virtualized environment |
US10180909B2 (en) | 2016-07-18 | 2019-01-15 | International Business Machines Corporation | Host-based resetting of active use of guest page table indicators |
US10241931B2 (en) * | 2016-07-29 | 2019-03-26 | Advanced Micro Devices, Inc. | Controlling access to pages in a memory in a computing device |
US10592424B2 (en) | 2017-07-14 | 2020-03-17 | Arm Limited | Range-based memory system |
US10613989B2 (en) | 2017-07-14 | 2020-04-07 | Arm Limited | Fast address translation for virtual machines |
US10489304B2 (en) | 2017-07-14 | 2019-11-26 | Arm Limited | Memory address translation |
US10534719B2 (en) * | 2017-07-14 | 2020-01-14 | Arm Limited | Memory system for a data processing network |
US10353826B2 (en) | 2017-07-14 | 2019-07-16 | Arm Limited | Method and apparatus for fast context cloning in a data processing system |
US10467159B2 (en) * | 2017-07-14 | 2019-11-05 | Arm Limited | Memory node controller |
US10565126B2 (en) | 2017-07-14 | 2020-02-18 | Arm Limited | Method and apparatus for two-layer copy-on-write |
US10884850B2 (en) | 2018-07-24 | 2021-01-05 | Arm Limited | Fault tolerant memory system |
US11232042B2 (en) | 2019-11-15 | 2022-01-25 | Microsoft Technology Licensing, Llc | Process dedicated in-memory translation lookaside buffers (TLBs) (mTLBs) for augmenting memory management unit (MMU) TLB for translating virtual addresses (VAs) to physical addresses (PAs) in a processor-based system |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5940872A (en) * | 1996-11-01 | 1999-08-17 | Intel Corporation | Software and hardware-managed translation lookaside buffer |
CN1567362A (zh) * | 2003-06-10 | 2005-01-19 | 大唐微电子技术有限公司 | 动态逻辑分区并控制访问权限的ic智能卡及其实现方法 |
CN101031893A (zh) * | 2004-09-30 | 2007-09-05 | 英特尔公司 | 使用分层转换表对输入/输出设备的地址转换 |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6470437B1 (en) | 1999-12-17 | 2002-10-22 | Hewlett-Packard Company | Updating and invalidating store data and removing stale cache lines in a prevalidated tag cache design |
US8356158B2 (en) | 2003-07-15 | 2013-01-15 | Broadcom Corporation | Mini-translation lookaside buffer for use in memory translation |
US20050080934A1 (en) | 2003-09-30 | 2005-04-14 | Cota-Robles Erik C. | Invalidating translation lookaside buffer entries in a virtual machine (VM) system |
US7206903B1 (en) * | 2004-07-20 | 2007-04-17 | Sun Microsystems, Inc. | Method and apparatus for releasing memory locations during transactional execution |
EP1736887A3 (fr) | 2005-05-31 | 2009-04-22 | Stmicroelectronics Sa | Repertoire de pages memoire |
US7788464B2 (en) * | 2006-12-22 | 2010-08-31 | Microsoft Corporation | Scalability of virtual TLBs for multi-processor virtual machines |
US8024547B2 (en) | 2007-05-01 | 2011-09-20 | Vivante Corporation | Virtual memory translation with pre-fetch prediction |
US7941631B2 (en) * | 2007-12-28 | 2011-05-10 | Intel Corporation | Providing metadata in a translation lookaside buffer (TLB) |
US8166249B2 (en) | 2008-03-10 | 2012-04-24 | International Business Machines Corporation | Performing a least recently used (LRU) algorithm for a co-processor |
US9239799B2 (en) | 2008-06-26 | 2016-01-19 | Qualcomm Incorporated | Memory management unit directed access to system interfaces |
US8275971B2 (en) * | 2008-08-27 | 2012-09-25 | International Business Machines Corporation | Method and apparatus for managing software controlled cache of translating the physical memory access of a virtual machine between different levels of translation entities |
US20120246381A1 (en) | 2010-12-14 | 2012-09-27 | Andy Kegel | Input Output Memory Management Unit (IOMMU) Two-Layer Addressing |
US8595464B2 (en) | 2011-07-14 | 2013-11-26 | Oracle International Corporation | Dynamic sizing of translation lookaside buffer for power reduction |
US9152572B2 (en) * | 2011-12-30 | 2015-10-06 | Intel Corporation | Translation lookaside buffer for multiple context compute engine |
US20130179642A1 (en) * | 2012-01-10 | 2013-07-11 | Qualcomm Incorporated | Non-Allocating Memory Access with Physical Address |
US20140006681A1 (en) * | 2012-06-29 | 2014-01-02 | Broadcom Corporation | Memory management in a virtualization environment |
US9645941B2 (en) | 2013-09-26 | 2017-05-09 | Cavium, Inc. | Collapsed address translation with multiple page sizes |
US9208103B2 (en) | 2013-09-26 | 2015-12-08 | Cavium, Inc. | Translation bypass in multi-stage address translation |
US9268694B2 (en) | 2013-09-26 | 2016-02-23 | Cavium, Inc. | Maintenance of cache and tags in a translation lookaside buffer |
-
2013
- 2013-09-26 US US14/038,156 patent/US9639476B2/en active Active
-
2014
- 2014-09-25 CN CN201410498401.4A patent/CN104516833B/zh active Active
- 2014-09-26 KR KR1020140129272A patent/KR101587361B1/ko active IP Right Grant
-
2015
- 2015-08-18 HK HK15107954.2A patent/HK1207439A1/zh unknown
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5940872A (en) * | 1996-11-01 | 1999-08-17 | Intel Corporation | Software and hardware-managed translation lookaside buffer |
CN1567362A (zh) * | 2003-06-10 | 2005-01-19 | 大唐微电子技术有限公司 | 动态逻辑分区并控制访问权限的ic智能卡及其实现方法 |
CN101031893A (zh) * | 2004-09-30 | 2007-09-05 | 英特尔公司 | 使用分层转换表对输入/输出设备的地址转换 |
Also Published As
Publication number | Publication date |
---|---|
HK1207439A1 (zh) | 2016-01-29 |
US9639476B2 (en) | 2017-05-02 |
KR20150034662A (ko) | 2015-04-03 |
CN104516833A (zh) | 2015-04-15 |
US20150089116A1 (en) | 2015-03-26 |
KR101587361B1 (ko) | 2016-01-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN104516833B (zh) | 用于多个顺序地址转换的合并的tlb结构 | |
CN104516830B (zh) | 多阶段地址转换中的转换旁路 | |
US10042778B2 (en) | Collapsed address translation with multiple page sizes | |
US9268694B2 (en) | Maintenance of cache and tags in a translation lookaside buffer | |
US7426626B2 (en) | TLB lock indicator | |
US5493660A (en) | Software assisted hardware TLB miss handler | |
US4775955A (en) | Cache coherence mechanism based on locking | |
US6772316B2 (en) | Method and apparatus for updating and invalidating store data | |
US7461209B2 (en) | Transient cache storage with discard function for disposable data | |
US20040064668A1 (en) | Memory addressing for a virtual machine implementation on a computer processor supporting virtual hash-page-table searching | |
CN105814548B (zh) | 具有使用不同编索引方案的主高速缓存器和溢出高速缓存器的高速缓存器系统 | |
US11775445B2 (en) | Translation support for a virtual cache | |
WO2018229700A1 (en) | Sharing virtual and real translations in a virtual cache | |
KR20160148333A (ko) | 메모리 관리 유닛 및 그 동작 방법 | |
EP3881189B1 (en) | An apparatus and method for controlling memory accesses | |
EP0220451B1 (en) | A cache coherence mechanism based on locking | |
US11119945B1 (en) | Context tracking for multiple virtualization layers in a virtually tagged cache | |
CN116830092A (zh) | 用于跟踪存储器区域的内容的修改的技术 | |
JPS6367662A (ja) | 仮想空間管理方式 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
REG | Reference to a national code |
Ref country code: HK Ref legal event code: DE Ref document number: 1207439 Country of ref document: HK |
|
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CP01 | Change in the name or title of a patent holder |
Address after: California, USA Patentee after: Cavium, Inc. Address before: California, USA Patentee before: Cavium, Inc. |
|
CP01 | Change in the name or title of a patent holder | ||
TR01 | Transfer of patent right |
Effective date of registration: 20200422 Address after: Singapore City Patentee after: Marvell Asia Pte. Ltd. Address before: Ford street, Grand Cayman, Cayman Islands Patentee before: Kaiwei international Co. Effective date of registration: 20200422 Address after: Ford street, Grand Cayman, Cayman Islands Patentee after: Kaiwei international Co. Address before: California, USA Patentee before: Cavium, Inc. |
|
TR01 | Transfer of patent right | ||
REG | Reference to a national code |
Ref country code: HK Ref legal event code: WD Ref document number: 1207439 Country of ref document: HK |