CN104506915A - Digital video interchange box based on wireless technology - Google Patents
Digital video interchange box based on wireless technology Download PDFInfo
- Publication number
- CN104506915A CN104506915A CN201510007980.2A CN201510007980A CN104506915A CN 104506915 A CN104506915 A CN 104506915A CN 201510007980 A CN201510007980 A CN 201510007980A CN 104506915 A CN104506915 A CN 104506915A
- Authority
- CN
- China
- Prior art keywords
- data
- module
- conversion module
- sequential conversion
- signal input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
- H04N21/41—Structure of client; Structure of client peripherals
- H04N21/426—Internal components of the client ; Characteristics thereof
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
- H04N21/41—Structure of client; Structure of client peripherals
Abstract
The invention discloses a digital video interchange box based on a wireless technology. The digital video interchange box comprises a box body in which a digital video signal processor, an analog-digital converter, a static memory and a wireless network connector are arranged; the digital signal processor comprises a data packing module, a data unpacking module, a field anti-phase module, an SRAM (static random access memory ) control module and a time sequence converting module. The digital video interchange box is simple in a data processing process, low in resource consumption, small in system volume and excellent in anti-interference ability; besides the time sequence disorder cannot be occurred.
Description
Technical field
The present invention relates to a kind of digital video technology field, particularly relate to a kind of digital video interchange box based on wireless technology.
Background technology
In the prior art, digital video interchange box application based on wireless technology is comparatively extensive, but because digital video processing circuit complicated in box body not only needs to process great data volume, complex disposal process, relates to complicated strict temporal and logic relation, if use common integrated circuit or chip, then consumed resource is very surprising, and likely cause sequential chaotic, system bulk is large, and antijamming capability is poor.
Summary of the invention
Object of the present invention is just to provide a kind of digital video interchange box based on wireless technology to solve the problem.
The present invention is achieved through the following technical solutions above-mentioned purpose:
A kind of digital video interchange box based on wireless technology, comprise box body, digital video signal processor is provided with in described box body, analog to digital converter, static memory and wireless network connector, described digital video signal processor comprises data packing block, data parse module, field inversed module, SRAM control unit and sequential conversion module, the data storage end of described data packing block writes to hold with the data of described static memory and is connected, the data output end of described analog to digital converter is connected with the data input pin of described data packing block, the digital independent end of described static memory is connected with the data input pin of described data parse module, the Data Data signal output part of described data parse module is connected with described field inversed module, the synchronous signal input end of described sequential conversion module is connected with the signal output part of described wireless network connector, the front end effective video signal controlling output of described sequential conversion module, rear end effective video signal controlling output and inversion signal control output end respectively with described data packing block, described data parse module is connected with the control signal input of field inversed module, the clock signal input of described SRAM control unit is connected with the clock signal output of described sequential conversion module, the read control signal output of described SRAM control unit and write control signal output are connected with the read control signal input of described data packing block and write control signal input respectively.
Particularly, described sequential conversion module comprises front end sequential conversion module and rear end sequential conversion module, the synchronous signal input end of described front end sequential conversion module is connected with the signal output part of described wireless network connector, the effective video signal controlling output of described front end sequential conversion module is connected with the control signal input of described data packing block, the vision signal control output end of described rear end sequential conversion module is connected with the control signal input of described data parse module, the inversion signal control output end of described rear end sequential conversion module is connected with the control signal input of described field inversed module, the clock signal output of described rear end sequential conversion module is connected with the clock signal input of described SRAM control unit.
Beneficial effect of the present invention is:
Data handling procedure of the present invention is simple, consumes resource few, and sequential can not be caused chaotic, and system bulk is laughed at, and antijamming capability is better.
Accompanying drawing explanation
Fig. 1 is the structural representation of the digital video interchange box based on wireless technology of the present invention;
In figure: 1-box body, 2-data packing block, 3-static memory, 4-data parse module, 5-field inversed module, 6-analog to digital converter, 7-wireless network connector, 8-front end sequential conversion module, 9-rear end sequential conversion module, 10-SRAM control module, 11-digital video signal processor.
Embodiment
Below in conjunction with accompanying drawing, the invention will be further described:
As shown in Figure 1, the present invention includes box body 1, digital video signal processor 11 is provided with in box body 1, analog to digital converter 6, static memory 3 and wireless network connector 7, digital video signal processor 11 comprises data packing block 2, data parse module 4, field inversed module 5, SRAM control unit 10 and sequential conversion module, the data storage end of data packing block 2 writes to hold with the data of static memory 3 and is connected, the data output end of analog to digital converter 6 is connected with the data input pin of data packing block 2, the digital independent end of static memory 3 is connected with the data input pin of data parse module 4, the Data Data signal output part of data parse module 4 is connected with field inversed module 5, the synchronous signal input end of sequential conversion module is connected with the signal output part of wireless network connector 7, the front end effective video signal controlling output of sequential conversion module, rear end effective video signal controlling output and inversion signal control output end respectively with data packing block 2, data parse module 4 is connected with the control signal input of field inversed module 5, the clock signal input of SRAM control unit 10 is connected with the clock signal output of sequential conversion module, the read control signal output of SRAM control unit 10 and write control signal output are connected with the read control signal input of data packing block 2 and write control signal input respectively.
Wherein, sequential conversion module comprises front end sequential conversion module 8 and rear end sequential conversion module 9, the synchronous signal input end of front end sequential conversion module 8 is connected with the signal output part of wireless network connector 7, the effective video signal controlling output of front end sequential conversion module 8 is connected with the control signal input of data packing block 2, the vision signal control output end of rear end sequential conversion module 9 is connected with the control signal input of data parse module 4, the inversion signal control output end of rear end sequential conversion module 9 is connected with the control signal input of field inversed module 5, the clock signal output of rear end sequential conversion module 9 is connected with the clock signal input of SRAM control unit 10.
Data packing block 2 is at front end effective video control period, is combined by the digital of digital video data from analog to digital converter 6, and stored in the static memory 3 of 72 word lengths.Data packing block 2 is formed primarily of a packing counter and some combinational circuits, owing to being common technology, does not illustrate.
Data parse module 4 is at rear end effective video control period, 72 bit data of taking out from static memory 3 is carried out decomposing and reconfiguring, and by the anti-phase rear output video data of field inversed module 5.Data parse module 4 separates package counting facility primarily of one and some combinational circuits are formed, and owing to being common technology, does not illustrate.
Wireless network connector 7 distally PC obtains two synchronizing signal Hsync (row is synchronous) and Vsync (frame synchronization), and processed by front end sequential conversion module 8, be decoded as front end effective video control signal and other control signals, and and data packing block 2 synchronous working.
Rear end sequential conversion module 9 is the frame synchronization control signals sent here according to front end sequential conversion module 8, generate rear end effective video control signal and meet each control signal of micro-display sequential, and synchronous working with data parse module 4, there is correct sequential relationship to make video data and each control signal.
SRAM control unit 10 writes static memory 3 to data packing block 2 to read static memory 3 request and arbitrate by summed data parse module 4, and generate corresponding address signal.SRAM control unit 10 comprise memory write control and memory read control two parts, the read request of data parse module 4 has precedence over the write request of data packing block 2, therefore when there being the read request of static memory 3, the bursting of data is write static memory 3 and should be suspended, until reading request signal disappears; In order to avoid drop-out during this, need to preserve burst of data.
These are only preferred embodiment of the present invention, not in order to limit the present invention, all any amendments done within the spirit and principles in the present invention, equivalent replacement and improvement etc., all should be included in protection scope of the present invention.
Claims (2)
1. the digital video interchange box based on wireless technology, comprise box body, digital video signal processor is provided with in described box body, analog to digital converter, static memory and wireless network connector, it is characterized in that: described digital video signal processor comprises data packing block, data parse module, field inversed module, SRAM control unit and sequential conversion module, the data storage end of described data packing block writes to hold with the data of described static memory and is connected, the data output end of described analog to digital converter is connected with the data input pin of described data packing block, the digital independent end of described static memory is connected with the data input pin of described data parse module, the Data Data signal output part of described data parse module is connected with described field inversed module, the synchronous signal input end of described sequential conversion module is connected with the signal output part of described wireless network connector, the front end effective video signal controlling output of described sequential conversion module, rear end effective video signal controlling output and inversion signal control output end respectively with described data packing block, described data parse module is connected with the control signal input of field inversed module, the clock signal input of described SRAM control unit is connected with the clock signal output of described sequential conversion module, the read control signal output of described SRAM control unit and write control signal output are connected with the read control signal input of described data packing block and write control signal input respectively.
2. the digital video interchange box based on wireless technology according to claim 1, it is characterized in that: described sequential conversion module comprises front end sequential conversion module and rear end sequential conversion module, the synchronous signal input end of described front end sequential conversion module is connected with the signal output part of described wireless network connector, the effective video signal controlling output of described front end sequential conversion module is connected with the control signal input of described data packing block, the vision signal control output end of described rear end sequential conversion module is connected with the control signal input of described data parse module, the inversion signal control output end of described rear end sequential conversion module is connected with the control signal input of described field inversed module, the clock signal output of described rear end sequential conversion module is connected with the clock signal input of described SRAM control unit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510007980.2A CN104506915A (en) | 2015-01-08 | 2015-01-08 | Digital video interchange box based on wireless technology |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510007980.2A CN104506915A (en) | 2015-01-08 | 2015-01-08 | Digital video interchange box based on wireless technology |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN104506915A true CN104506915A (en) | 2015-04-08 |
Family
ID=52948619
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510007980.2A Pending CN104506915A (en) | 2015-01-08 | 2015-01-08 | Digital video interchange box based on wireless technology |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104506915A (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1581002A1 (en) * | 2004-03-25 | 2005-09-28 | Videte IT AG | Device and method for video signal processing |
| CN201039303Y (en) * | 2007-03-08 | 2008-03-19 | 深圳创维－Rgb电子有限公司 | Wireless digital STB |
| CN102595104A (en) * | 2012-03-07 | 2012-07-18 | 深圳市信义科技有限公司 | Video monitoring method based on analog-digital interconnection and mutual control |
| CN202565420U (en) * | 2012-03-07 | 2012-11-28 | 盐城工学院 | Digital video exchange box based on wireless technology |
| CN204408567U (en) * | 2015-01-08 | 2015-06-17 | 成都爪媒科技有限公司 | A kind of digital video interchange box based on wireless technology |
-
2015
- 2015-01-08 CN CN201510007980.2A patent/CN104506915A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1581002A1 (en) * | 2004-03-25 | 2005-09-28 | Videte IT AG | Device and method for video signal processing |
| CN201039303Y (en) * | 2007-03-08 | 2008-03-19 | 深圳创维－Rgb电子有限公司 | Wireless digital STB |
| CN102595104A (en) * | 2012-03-07 | 2012-07-18 | 深圳市信义科技有限公司 | Video monitoring method based on analog-digital interconnection and mutual control |
| CN202565420U (en) * | 2012-03-07 | 2012-11-28 | 盐城工学院 | Digital video exchange box based on wireless technology |
| CN204408567U (en) * | 2015-01-08 | 2015-06-17 | 成都爪媒科技有限公司 | A kind of digital video interchange box based on wireless technology |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN111367495B (en) | Asynchronous first-in first-out data cache controller | |
| US10318468B2 (en) | FPGA-based interface signal remapping method | |
| US5079693A (en) | Bidirectional FIFO buffer having reread and rewrite means | |
| US20120266029A1 (en) | Arrangement for processing trace data information, integrated circuits and a method for processing trace data information | |
| CN102981776A (en) | DDR PSRAM, controller and access method for DDR PSRAM and operating method thereof, and data writing and reading methods thereof | |
| US20220327087A1 (en) | Interface circuit, and method and apparatus for interface communication thereof | |
| US20110320646A1 (en) | Skip based control logic for first in first out buffer | |
| WO2013081597A1 (en) | Power saving method and apparatus for first in first out (fifo) memories | |
| WO2008007931A1 (en) | Memory device having data processing function | |
| US20240020246A1 (en) | Method for Generating Information Based on FIFO Memory and Apparatus, Device and Medium | |
| CN204408567U (en) | A kind of digital video interchange box based on wireless technology | |
| US9864635B2 (en) | Reducing the number of read/write operations performed by a CPU to duplicate source data to enable parallel processing on the source data | |
| CN104506915A (en) | Digital video interchange box based on wireless technology | |
| CN103076990A (en) | Data playback device based on FIFO (First In, First Out) caching structure | |
| US9191002B2 (en) | Data processing apparatus and method in PLC system | |
| US8832337B2 (en) | Interfacing circuit comprising FIFO storage in order to determine when to prevent multiple consecutive non-identical data based on difference threshold | |
| CN204836381U (en) | High definition video monitors image processing system | |
| US20130100757A1 (en) | Dual-Port Memory and a Method Thereof | |
| CN108234818B (en) | Method for realizing video frame memory round searching operation algorithm | |
| CN203733474U (en) | Synchronous memory | |
| CN114840458B (en) | Read-write module, system on chip and electronic equipment | |
| CN103034613A (en) | Data communication method between processors and FPGA (field programmable gate array) equipment | |
| US6489805B1 (en) | Circuits, architectures, and methods for generating a periodic signal in a memory | |
| KR100557561B1 (en) | First in First out storage device | |
| KR100428863B1 (en) | Processor Matching Device of High Speed Asynchronous Transfer Mode Physical Layer Processing Device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20150408 |