CN104283570B - 低密度奇偶性检验(ldpc)解码器中的对数似然比(llr)阻尼 - Google Patents

低密度奇偶性检验(ldpc)解码器中的对数似然比(llr)阻尼 Download PDF

Info

Publication number
CN104283570B
CN104283570B CN201410054740.3A CN201410054740A CN104283570B CN 104283570 B CN104283570 B CN 104283570B CN 201410054740 A CN201410054740 A CN 201410054740A CN 104283570 B CN104283570 B CN 104283570B
Authority
CN
China
Prior art keywords
llr values
shortened
llr
codeword
damping
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201410054740.3A
Other languages
English (en)
Chinese (zh)
Other versions
CN104283570A (zh
Inventor
E·T·科恩
E·F·哈拉特施
A-H·S·埃侯赛因
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
LSI Corp
Original Assignee
LSI Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US13/934,999 external-priority patent/US9337865B2/en
Application filed by LSI Corp filed Critical LSI Corp
Publication of CN104283570A publication Critical patent/CN104283570A/zh
Application granted granted Critical
Publication of CN104283570B publication Critical patent/CN104283570B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/61—Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
    • H03M13/618—Shortening and extension of codes
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1012—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1105—Decoding
    • H03M13/1111—Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1105—Decoding
    • H03M13/1142—Decoding using trapping sets
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/3723—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35 using means or methods for the initialisation of the decoder
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/63—Joint error correction and other techniques
    • H03M13/6306—Error control coding in combination with Automatic Repeat reQuest [ARQ] and diversity transmission, e.g. coding schemes for the multiple transmission of the same information or the transmission of incremental redundancy
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6577—Representation or format of variables, register sizes or word-lengths and quantization
    • H03M13/658—Scaling by multiplication or division
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6577—Representation or format of variables, register sizes or word-lengths and quantization
    • H03M13/6591—Truncation, saturation and clamping

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Quality & Reliability (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Read Only Memory (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Error Detection And Correction (AREA)
CN201410054740.3A 2013-07-03 2014-02-18 低密度奇偶性检验(ldpc)解码器中的对数似然比(llr)阻尼 Expired - Fee Related CN104283570B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/934,999 US9337865B2 (en) 2012-05-04 2013-07-03 Log-likelihood ratio (LLR) dampening in low-density parity-check (LDPC) decoders
US13/934,999 2013-07-03

Publications (2)

Publication Number Publication Date
CN104283570A CN104283570A (zh) 2015-01-14
CN104283570B true CN104283570B (zh) 2020-05-19

Family

ID=51167664

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410054740.3A Expired - Fee Related CN104283570B (zh) 2013-07-03 2014-02-18 低密度奇偶性检验(ldpc)解码器中的对数似然比(llr)阻尼

Country Status (5)

Country Link
EP (1) EP2822184B1 (enExample)
JP (1) JP6367607B2 (enExample)
KR (1) KR102155795B1 (enExample)
CN (1) CN104283570B (enExample)
TW (1) TWI619353B (enExample)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9818488B2 (en) * 2015-10-30 2017-11-14 Seagate Technology Llc Read threshold voltage adaptation using bit error rates based on decoded data
KR102265220B1 (ko) * 2015-03-09 2021-06-16 에스케이하이닉스 주식회사 컨트롤러, 반도체 메모리 시스템 및 그것의 동작 방법
US9727416B2 (en) * 2015-07-01 2017-08-08 Xilinx, Inc. Variable code rate solid-state drive
US10268539B2 (en) * 2015-12-28 2019-04-23 Intel Corporation Apparatus and method for multi-bit error detection and correction
JP2018045387A (ja) 2016-09-13 2018-03-22 東芝メモリ株式会社 メモリシステム
US10222996B2 (en) 2017-02-07 2019-03-05 Western Digital Technologies, Inc. Read operation and soft decoding timing
US10269422B2 (en) * 2017-09-08 2019-04-23 Cnex Labs, Inc. Storage system with data reliability mechanism and method of operation thereof
KR102543059B1 (ko) 2017-11-22 2023-06-14 삼성전자주식회사 저밀도 패리티 체크 코드의 디코딩 방법, 이를 수행하는 디코더 및 시스템
US10884858B2 (en) * 2018-03-16 2021-01-05 SK Hynix Inc. LDPC decoding device, memory system including the same and method thereof
CN108683423B (zh) * 2018-05-16 2022-04-19 广东工业大学 一种多级闪存信道下的ldpc码动态串行调度译码算法及装置
US20190379399A1 (en) * 2018-06-08 2019-12-12 Goke Us Research Laboratory Log-likelihood-ratio (llr) generation algorithm for low-density-parity-check (ldpc) codes used in flash memory
US10715182B2 (en) * 2018-07-27 2020-07-14 Innogrit Technologies Co., Ltd. Systems and methods for decoding error correcting codes with self-generated LLR
KR102741031B1 (ko) * 2018-08-13 2024-12-11 에스케이하이닉스 주식회사 에러 정정 회로 및 이의 동작 방법
US10778248B1 (en) * 2020-01-30 2020-09-15 TenaFe, Inc. Low-density parity-check decoding with de-saturation

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102224679A (zh) * 2009-09-25 2011-10-19 松下电器产业株式会社 编码装置、解码装置、编码方法、解码方法及通信系统
CN102754081A (zh) * 2010-01-27 2012-10-24 链接媒体设备公司 具有进行中错误恢复的ldpc解码
US8473780B2 (en) * 2008-10-15 2013-06-25 Apple Inc. Efficient data storage in storage device arrays

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7702986B2 (en) * 2002-11-18 2010-04-20 Qualcomm Incorporated Rate-compatible LDPC codes
JP2006238127A (ja) * 2005-02-25 2006-09-07 Sony Corp 復号装置および方法、並びにプログラム
TW200803341A (en) * 2006-03-14 2008-01-01 Qualcomm Inc Log-likelihood ratio (LLR) computation using piecewise linear approximation of llr functions
US8873671B2 (en) * 2008-03-26 2014-10-28 Qualcomm Incorporated Method and system for LLR buffer reduction in a wireless communication modem
US8458555B2 (en) * 2010-06-30 2013-06-04 Lsi Corporation Breaking trapping sets using targeted bit adjustment
KR20130012549A (ko) * 2011-07-25 2013-02-04 한양대학교 산학협력단 Ｌｄｐｃ 부호화, 복호화 방법 및 그 방법을 이용하는 장치

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8473780B2 (en) * 2008-10-15 2013-06-25 Apple Inc. Efficient data storage in storage device arrays
CN102224679A (zh) * 2009-09-25 2011-10-19 松下电器产业株式会社 编码装置、解码装置、编码方法、解码方法及通信系统
CN102754081A (zh) * 2010-01-27 2012-10-24 链接媒体设备公司 具有进行中错误恢复的ldpc解码

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
"Lowering Error Floors Using Dithered Belief Propagation";Leduc-Primeau等;《IEEE GLOBAL TELECOMMUNICATION CONFERENCE GLOBECOM 2010》;20101206;第1-7页 *
"A Two Stage Selective Averaging LDPC Decoding";Dinesh Kumar. A等;《IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY ISIT 2012》;20120701;第1-5页 *

Also Published As

Publication number Publication date
EP2822184A9 (en) 2015-06-10
EP2822184B1 (en) 2017-03-15
JP6367607B2 (ja) 2018-08-01
CN104283570A (zh) 2015-01-14
KR20150004732A (ko) 2015-01-13
KR102155795B1 (ko) 2020-09-14
JP2015015701A (ja) 2015-01-22
TWI619353B (zh) 2018-03-21
TW201503604A (zh) 2015-01-16
EP2822184A1 (en) 2015-01-07

Similar Documents

Publication Publication Date Title
CN104283570B (zh) 低密度奇偶性检验(ldpc)解码器中的对数似然比(llr)阻尼
US9337865B2 (en) Log-likelihood ratio (LLR) dampening in low-density parity-check (LDPC) decoders
US8938659B2 (en) Low-density parity-check decoder disparity preprocessing
US9454414B2 (en) System and method for accumulating soft information in LDPC decoding
US9590656B2 (en) System and method for higher quality log likelihood ratios in LDPC decoding
CN109616148B (zh) 具有解码器的存储器系统、其操作方法和解码器
US9319073B2 (en) Mitigation of write errors in multi-level cell flash memory through adaptive error correction code decoding
KR102606829B1 (ko) Ldpc 디코더, 반도체 메모리 시스템 및 그것의 동작 방법
US10389389B2 (en) Method and data storage device using convolutional low-density parity-check coding with a long page write and a short page read granularity
US20110066922A1 (en) Error correction for multilevel flash memory
US20170269995A1 (en) Method for decoding bits in a solid state drive, and related solid state drive
CN112860474A (zh) 快速收敛的低密度奇偶校验码的软位翻转解码器
TWI576847B (zh) 讀取快閃記憶體中所儲存之資料的方法、記憶體控制器與系統
CN117707833A (zh) 不规则ldpc码的动态缩放因子更改
CN111538621B (zh) 针对位线故障的软芯片猎杀恢复
US11967970B2 (en) Bit-flipping decoder and decoding method for irregular codes
KR20180123393A (ko) Siso 복호 방법, 디코더 및 반도체 메모리 시스템
CN103295634B (zh) 读取快闪存储器中所储存的数据的方法、存储器控制器与系统
CN112331244B (zh) 广义低密度奇偶校验码的软输入软输出分量代码解码器
US10884858B2 (en) LDPC decoding device, memory system including the same and method thereof
TWI514404B (zh) 讀取快閃記憶體中所儲存之資料的方法、記憶體控制器與系統
TWI571885B (zh) 讀取快閃記憶體中所儲存之資料的方法、記憶體控制器與系統
CN116954984A (zh) Crc终止时的准确ber报告
CN110795268B (zh) 比特判断方法、存储器控制电路单元以及存储器存储装置
US20250233600A1 (en) Compressing check node unit parameters in low-density parity-check codes in non-volatile memory devices

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20200519

CF01 Termination of patent right due to non-payment of annual fee