CN104243888B - A kind of data processing method and display terminal - Google Patents

A kind of data processing method and display terminal Download PDF

Info

Publication number
CN104243888B
CN104243888B CN201410509464.5A CN201410509464A CN104243888B CN 104243888 B CN104243888 B CN 104243888B CN 201410509464 A CN201410509464 A CN 201410509464A CN 104243888 B CN104243888 B CN 104243888B
Authority
CN
China
Prior art keywords
frequency
display terminal
display
mainboard
seizure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201410509464.5A
Other languages
Chinese (zh)
Other versions
CN104243888A (en
Inventor
侯晓明
杨东辉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lenovo Beijing Ltd
Original Assignee
Lenovo Beijing Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lenovo Beijing Ltd filed Critical Lenovo Beijing Ltd
Priority to CN201410509464.5A priority Critical patent/CN104243888B/en
Publication of CN104243888A publication Critical patent/CN104243888A/en
Application granted granted Critical
Publication of CN104243888B publication Critical patent/CN104243888B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

The invention discloses a kind of data processing method and display terminal.The method that the embodiment of the present invention is provided is applied in a display terminal, and the display terminal is used for output display content including a display output unit, and when meeting the first preparatory condition, the mainboard in the display terminal carries out handshake operation with time controller to be included:The seizure frequency setting of phase-locked loop pll is default reference frequency by mainboard;Tranmitting data register synchronizing signal gives time controller TCON, and after the feedback information based on the clock sync signal is received, Frequency Locking is realized based on the default reference frequency and the TCON.Solve frequency error factor in the prior art, cause V by one signal processing ICs can not normally decode the data received, and then the problem of splashette or flower screen occur.

Description

A kind of data processing method and display terminal
Technical field
The present invention relates to electronic technology field, more particularly to a kind of data processing method and display terminal.
Background technology
With the raising of screen resolution, the transmission of video of display terminal needs transmission speed faster, traditional display terminal Used in Low Voltage Differential Signal (Low Voltage Differential Signaling, abbreviation LVDS) agreement not Present transmission of video demand can be met, so new host-host protocol passes through 1 couple of cable transmission high image quality image (video by One, abbreviation V-by-one or VB1) agreement gives birth to therefrom, and V-by-one agreements can use 8bit/10bit coded systems, Transmitting the 1920X1080P 60HZ signals of full HD (Full High Definition, abbreviation FULL HD) signal only needs 2 Group differential signal transmission, transfer rate can reach 4Gbps;And LVDS transmission digit rate is 74.25Mbit;
Decoder integrated circuit (Decoder integrated circuit, abbreviation Decoder IC) is in processing video counts According to when, in order to ensure view data not frame losing, generally processing video data phaselocked loop (Phase Locked Loop, referred to as When PLL), the scope for catching data frequency change can be expanded on benchmark, but be into line frequency (Frequency) the problem of bring During switching, Decoder IC often bring the mutation of clock (clk) frequency, cause V-by-one signal processing ICs normal The data received are decoded, and then the problem of splashette or flower screen occur;(data that the frequency of the mutation is equivalent to SSC may reach To (rate of spread+- 0.8%, modulation rate 2MHZ);Much larger than (rate of spread+- 0.5%, the modulation rate of V-by-one protocol requirements 30KHZ))。
The content of the invention
The present invention provides a kind of data processing method and display terminal, and method and apparatus provided by the present invention solve existing Frequency error factor in technology, cause V-by-one signal processing ICs can not normally decode the data received, so occur splashette or The problem of flower screen.
The present invention provides a kind of data processing method, and this method is applied in a display terminal, and the display terminal includes one Display output unit is used for output display content, and when meeting the first preparatory condition, the mainboard in the display terminal is controlled with the time Device processed, which carries out handshake operation, to be included:
The seizure frequency setting of phase-locked loop pll is default reference frequency by mainboard;
Tranmitting data register synchronizing signal gives time controller TCON, is receiving the feedback letter based on the clock sync signal After breath, Frequency Locking is realized based on the default reference frequency and the TCON.
Optionally, it is described Frequency Locking is realized based on the default reference frequency and the TCON after, this method is entered One step includes:The seizure frequency of the phase-locked loop pll is expanded to predeterminated frequency scope.
Optionally, the seizure frequency of the phase-locked loop pll is expanded into preset range includes:
Frequency according to from mainboard to the time controller TCON information sources sent, the seizure frequency of the PLL is expanded To predeterminated frequency scope.
Optionally, the default reference frequency is 3.2Ghz or 3.75GHZ, and the rate of spread of reference frequency is 0%, modulation rate 0KHZ.
Optionally, first preparatory condition includes:
Detect switch between various information source, the display that the program film source of different resolution switches over or frequency is different Interface switch in any.
According to the above method, the present invention is also provided in a kind of display terminal, and the display terminal includes a display output unit For output display content, when meeting the first preparatory condition, the mainboard in the display terminal is shaken hands with time controller Operation includes:
Frequency adjustment unit, for being default reference frequency by the seizure frequency setting of phase-locked loop pll;
Lock cell, time controller TCON is given for tranmitting data register synchronizing signal, it is same based on the clock receiving After the feedback information for walking signal, Frequency Locking is realized based on the default reference frequency and the TCON.
Optionally, the display terminal also includes:
Spectrum-spreading unit, for the seizure frequency of the phase-locked loop pll to be expanded into predeterminated frequency scope.
Optionally, the seizure frequency of the phase-locked loop pll is expanded to preset range and included by the spectrum-spreading unit:
Frequency according to from mainboard to the time controller TCON information sources sent, the seizure frequency of the PLL is expanded To predeterminated frequency scope.
Optionally, the reference frequency is set as 3.2Ghz or 3.75GHZ, and benchmark by the frequency adjustment unit The rate of spread of frequency is 0%, modulation rate 0KHZ.
Optionally, the terminal also includes:
Trigger element, for detect switch between various information source, the program film source of different resolution switches over or The different display interface of frequency switch in it is any when, determine that terminal meets first preparatory condition.
One or two in above-mentioned technical proposal, at least has the following technical effect that:
In method provided by the invention, when mainboard is shaken hands with time controller, mainboard can be by the seizure of phase-locked loop pll Frequency is adjusted to a default reference frequency, then retransmits clock sync signal to time controller, in this case The equivalent frequency scope that the clock sync signal that clock controller receives is tested out can just meet the identification need received Ask.So in this embodiment, no matter mainboard IC when frequency conversion by the frequency conversion of source signal into what kind of Frequency, the handshake operation of mainboard and clock controller can be realized by way of conversion frequency by this mode.Avoid The problem of Hua Ping etc. is abnormal.
Brief description of the drawings
Fig. 1 provides a kind of schematic flow sheet of data processing method for the embodiment of the present invention;
Fig. 2 provides a kind of structural representation of display terminal for the embodiment of the present invention.
Embodiment
In the prior art, the mainboard IC of display terminal can carry out Video processing after each information source channel receives signal, It is converted into LVDS signals or VB1 signals is sent to timer/counter control register (Timer Control Register, TCON) end;The signal that i.e. whichever information source is come in, it is required for carrying out frequency conversion by main IC, is encoded into LVDS signals (clock signal, frequency are 74.25MHZ) or VB1 signals (clock signal, frequency are 3.2GHZ).Turn in frequency When changing, the pll clock register of main IC interior liabilities Video coding, appropriate frequency shift (FS) is had, it is therefore intended that solve coding When there is the problem of video frame losing;So in test LVDS clock frequencies generally in the range of 74.25MHZ+-0.5%;And The frequency of VB1 signals equally also has corresponding frequency departure scope (+- 0.5%, 30KHZ);
Mainboard IC and TCON shakes hands, mainboard end is synchronous clock first when transmission signal is shaken hands for VB1 signals Signal is sent to receiving terminal (TCON);TCON can feed back HOTPLUG signals and LOCK signal to mainboard when locking, and now shake hands into Work(;Mainboard end just starts normally to send vision signal after detecting HOTPLUG signals and LOCK signal;
When carrying out handshake operation, it is desirable to which the clock recovered from VB1 signals can not have compared with macromutation (VB1 agreements Claimed range requirement is+- 0.5%, 30KHZ), if it exceeds this change frequency, then it is wrong that can be considered as signal;Now connect Receiving end would not feed back HOTPLUG signals and LOCK signal to mainboard;Because when mainboard carries out source signal conversion, it is appropriate to have Frequency shift (FS), so receiving terminal has been over (+- 0.5%, 30KHZ) in the equivalent frequency scope tested out;And reach (+- 0.8%, 2MHZ);So causing normally to shake hands, the abnormal problems such as display screen flower screen are caused.
In view of the above-mentioned problems, the embodiment of the present invention provides a kind of data processing method, this method is applied to a display terminal In, the display terminal is used for output display content including a display output unit, and when meeting the first preparatory condition, the display is whole Mainboard in end carries out handshake operation with time controller to be included:
The seizure frequency setting of phase-locked loop pll is default reference frequency by mainboard;
Tranmitting data register synchronizing signal gives time controller TCON, is receiving the feedback letter based on the clock sync signal After breath, Frequency Locking is realized based on the default reference frequency and the TCON.
In method provided by the invention, when mainboard is shaken hands with time controller, mainboard can be by the seizure of phase-locked loop pll Frequency is adjusted to a default reference frequency, then retransmits clock sync signal to time controller, in this case The equivalent frequency scope that the clock sync signal that clock controller receives is tested out can just meet the identification need received Ask.So in this embodiment, no matter mainboard IC when frequency conversion by the frequency conversion of source signal into what kind of Frequency, the handshake operation of mainboard and clock controller can be realized by way of conversion frequency by this mode.Avoid The problem of Hua Ping etc. is abnormal.
Various embodiments of the present invention and various aspects are illustrated below with reference to following details, accompanying drawing will illustrate each Kind embodiment.Following description and drawings are the exemplary illustrations to the present invention, without that should regard limitation of the present invention as.Description A large amount of details are to provide the detailed understanding to various embodiments of the invention.But in some cases, will not be to known Or traditional details be described, with to embodiments of the invention provide brief description.
Some parts of following detailed description are showed in the form of algorithm, and these algorithms are included for computer The operation that the data of storage are carried out in memory.Algorithm generally refers to cause the self-consistent sequence of the operation of required result.These Operation usually requires or is related to physical manipulation or physical quantity.Generally (but not being inevitable), this tittle takes electric signal or magnetic to believe Number form, these signals can be stored, transmit, merging, comparing and otherwise manipulated.It is proved that sometimes (primarily to the reason for usually used), it is convenient that these signals are referred to as into position, value, element, symbol, character, item, number etc. 's.
But one should keep in mind that, these and similar all terms are associated with appropriate physical quantity, and only It is the convenient label applied to this tittle.Unless outside being hereinafter significantly otherwise noted otherwise, in entire disclosure The explanation carried out using " processing " or " calculating " or the term such as " judgement " or " display " can refer to data handling system or The action and processing that like is carried out, the register and memory of action and the processing operating computer are interior with physics (electronics) amount represent data and convert thereof into the system memory or register (or other this category informations storage, transmission Or the device of display) in other data for similarly being represented in the form of physical quantity.
The present invention can be related to the equipment for performing one or more operations in operation described herein.The equipment It can be required purpose and special configuration, or all-purpose computer can also be included, the all-purpose computer is by being stored in this Computer program in computer optionally activates (activate) or reconstruct (reconfigure).Such computer journey Sequence, which can be stored in machine (such as computer) computer-readable recording medium or be stored in, to be instructed suitable for stored electrons and couples respectively Into any types medium of bus, the computer-readable medium includes but is not limited to any kind of disk (including floppy disk, light Disk, CD-ROM and magneto-optic disk), read-only storage (ROM), random access memory (RAM), erasable programmable ROM (EPROM), electrically erasable ROM (EEPROM), flash memory, magnetic card or optical card.
Machine readable media includes being used for store or transmit appointing for information in the form of readable by machine (such as computer) What mechanism.For example, machine readable media includes read-only storage (ROM);Random access memory (RAM), disk storage media, Optical storage medium, flash memory device, signal (such as carrier wave, the infrared letter propagated in the form of electricity, light, sound or other Number, data signal etc.) etc..
As shown in figure 1, the embodiment of the present invention provides a kind of data processing method, this method is applied in a display terminal, The display terminal is used for output display content including a display output unit, when meeting the first preparatory condition, the display terminal In mainboard and time controller carry out handshake operation and include:Embodiment with reference to Figure of description to the present invention It is described in detail:
In this embodiment of the present invention, equipment that display terminal value includes display output unit, so in reality The equipment of scheme provided by the present invention is applicable in application environment to be included:Intelligent television equipment, electronic display, electronic bill-board etc. Equipment including display unit.
In addition, because in this present invention program, frequency adjustment can be triggered so as to realize that the first of Frequency Locking operation is pre- If condition can have:Detect switch between various information source, the program film source of different resolution switches over or frequency is different Display interface switch in any.In the case where running into above-mentioned first preparatory condition, then need by the present invention's The problem of scheme is to avoid flower from shielding, the specific implementation step of the present invention program includes:
Step 101, the seizure frequency setting of phase-locked loop pll is default reference frequency by mainboard;
If the mainboard VB1 signals to be encoded, the VB1 signals of coding are designed without spread spectrum, that is, ensure coding It is worth (i.e. reference frequency) on the basis of clock PLL;During without spread spectrum, VB1 clock frequency thus may be used just in setting range Locked with normally completing to shake hands and feed back HOTPLUG signals and LOCK signal to mainboard, realization.
Because different IC factory settings are different, different reference frequencies can be targetedly set;Implement in the present invention In example, the reference frequency can be set as 3.2Ghz or 3.75GHZ, and the rate of spread of reference frequency is 0%, and modulation rate is 0KHZ。
Step 102, tranmitting data register synchronizing signal gives time controller TCON, and the clock sync signal is based on receiving Feedback information after, Frequency Locking is realized based on the default reference frequency and the TCON.
In addition, in order to be correctly decoded data and lock after, can also by PLL seizure frequency reference frequency basis On be enlarged, solve the problems, such as video data frame losing, then method of the invention is based on the default reference frequency described After realizing Frequency Locking with the TCON, still further comprise:
The seizure frequency of the phase-locked loop pll is expanded to predeterminated frequency scope.
Further, the specific implementation for the seizure frequency of the phase-locked loop pll being expanded to preset range can be:
Frequency according to from mainboard to the time controller TCON information sources sent, the seizure frequency of the PLL is expanded To predeterminated frequency scope.
Catch the frequency range that the extended foundation of frequency is different according to information source frequency, and adjustment phaselocked loop can lock; , can be with data corresponding to normal decode, so that not losing as long as phase-locked loop pll can lock the incoming frequency of respective channels Frame.Such as:Information source frequency is 50HZ signal, then phaselocked loop can be arranged to 48HZ -52HZ can lock and solve Code;Frame losing problem caused by being mutated due to signal frequency can so be avoided.Have in the application of reality inside master chip special PLL register is set, for adjusting the cheap situation of locking frequency
The spread spectrum scope of VB1 signals can be 3.2GHZ (+- 0.5%, 30KHZ) in specific application), wherein (+- 0.5%, 30KHZ) refer in time domain:Data frequency (not being clock) after video parsing is 3.2GHZ, and this data makes It is 0.5% with spread spectrum rate, the parameter that modulation degree is 30KHZ carries out ovennodulation;Contribute to energy attenuating in this frequency range, Effectively suppress high-frequency electromagnetic interference (Electromagnetic Interference, EMI) radiation problem.
Wherein, the rate of spread or divergence refer to:In the energy balane formula of frequency domain, the weakening to energy amplitude plays master Act on;Modulation rate refers to:The width of frequency spectrum is represented in frequency-domain spectrum.
In method provided by the invention, when mainboard is shaken hands with time controller, mainboard can be by the seizure of phase-locked loop pll Frequency is adjusted to a default reference frequency, then retransmits clock sync signal to time controller, in this case The equivalent frequency scope that the clock sync signal that clock controller receives is tested out can just meet the identification need received Ask.So in this embodiment, no matter mainboard IC when frequency conversion by the frequency conversion of source signal into what kind of Frequency, the handshake operation of mainboard and clock controller can be realized by way of conversion frequency by this mode.Avoid The problem of Hua Ping etc. is abnormal.
In addition, method provided by the invention be correctly decoded data and lock after, by PLL seizure frequency in benchmark base It is enlarged on plinth, moreover it is possible to solve the problems, such as video data frame losing.
Further, if by PLL seizure frequency expansion to setting range, energy attenuating is can also contribute to, effectively suppression High-frequency electromagnetic processed disturbs EMI radiation problem.
As shown in Fig. 2 the embodiment of the present invention is also provided in a kind of display terminal, the display terminal includes a display output list Member is used for output display content, and when meeting the first preparatory condition, the mainboard in the display terminal is held with time controller Hand operation includes:
In this embodiment of the present invention, equipment that display terminal value includes display output unit, so in reality The equipment of scheme provided by the present invention is applicable in application environment to be included:Intelligent television equipment, electronic display, electronic bill-board etc. Equipment including display unit.
Frequency adjustment unit 201, for being default reference frequency by the seizure frequency setting of phase-locked loop pll;
Lock cell 202, time controller TCON is given for tranmitting data register synchronizing signal, the clock is based on receiving After the feedback information of synchronizing signal, Frequency Locking is realized based on the default reference frequency and the TCON.
In addition, in order to be correctly decoded data and lock after, can also by PLL seizure frequency reference frequency basis On be enlarged, solve the problems, such as video data frame losing, then method of the invention is based on the default reference frequency described After realizing Frequency Locking with the TCON, the terminal still further comprises:
Spectrum-spreading unit, for the seizure frequency of the phase-locked loop pll to be expanded into predeterminated frequency scope.
Catch the frequency range that the extended foundation of frequency is different according to information source frequency, and adjustment phaselocked loop can lock; , can be with data corresponding to normal decode, so that not losing as long as phase-locked loop pll can lock the incoming frequency of respective channels Frame.The seizure frequency of the phase-locked loop pll is expanded to preset range by the spectrum-spreading unit to be included:
Frequency according to from mainboard to the time controller TCON information sources sent, the seizure frequency of the PLL is expanded To predeterminated frequency scope.
In order to contribute to energy attenuating, and reach the problem of effectively suppressing high-frequency electromagnetic interference EMI radiation, in the present invention In embodiment:
The reference frequency is set as 3.2Ghz or 3.75GHZ by the frequency adjustment unit, and reference frequency The rate of spread is 0%, modulation rate 0KHZ.
In addition, because in this present invention program, frequency adjustment can be triggered so as to realize that the first of Frequency Locking operation is pre- If condition is included a lot, then the terminal can also include a trigger element, just be triggered after predetermined condition occurs in display terminal The operation in the embodiment of the present invention is carried out, then:
Trigger element, for detect switch between various information source, the program film source of different resolution switches over or The different display interface of frequency switch in it is any when, determine that terminal meets first preparatory condition.
The embodiment of the present invention also provides a kind of intelligent television equipment, and the intelligent television equipment includes:
Time controller (Timing controller, TCON) is used for the LVDS signals or VB1 signal solutions that will be received Code, it is converted into the electric signal that rear end screen display needs;
Mainboard, it is responsible for LVDS signals or VB1 signals to pass to TCON plates, and VB1 signals is converted into LVDS signals, Then follow-up signal processing is carried out again;
When mainboard and time controller carry out handshake operation, still further comprise:
The seizure frequency setting of phase-locked loop pll is default reference frequency by mainboard;And send clock sync signal to when Between controller TCON, after the feedback information based on the clock sync signal is received, based on the default reference frequency Frequency Locking is realized with the TCON.
Said one or multiple technical schemes in the embodiment of the present application, at least have the following technical effect that:
In method provided by the invention, when mainboard is shaken hands with time controller, mainboard can be by the seizure of phase-locked loop pll Frequency is adjusted to a default reference frequency, then retransmits clock sync signal to time controller, in this case The equivalent frequency scope that the clock sync signal that clock controller receives is tested out can just meet the identification need received Ask.So in this embodiment, no matter mainboard IC when frequency conversion by the frequency conversion of source signal into what kind of Frequency, the handshake operation of mainboard and clock controller can be realized by way of conversion frequency by this mode.Avoid The problem of Hua Ping etc. is abnormal.
In addition, method provided by the invention be correctly decoded data and lock after, by PLL seizure frequency in benchmark base It is enlarged on plinth, moreover it is possible to solve the problems, such as video data frame losing.
Further, if by PLL seizure frequency expansion to setting range, energy attenuating is can also contribute to, effectively suppression High-frequency electromagnetic processed disturbs EMI radiation problem.
Method of the present invention is not limited to the embodiment described in embodiment, those skilled in the art according to Technical scheme draws other embodiments, also belongs to the technological innovation scope of the present invention.
Obviously, those skilled in the art can carry out the essence of various changes and modification without departing from the present invention to the present invention God and scope.So, if these modifications and variations of the present invention belong to the scope of the claims in the present invention and its equivalent technologies Within, then the present invention is also intended to comprising including these changes and modification.

Claims (9)

1. a kind of data processing method, this method is applied in a display terminal, and the display terminal includes a display output unit For output display content, when meeting the first preparatory condition, the mainboard in the display terminal is shaken hands with time controller Operation includes:
The seizure frequency setting of phase-locked loop pll is default reference frequency by mainboard;
Tranmitting data register synchronizing signal is to time controller, after the feedback information based on the clock sync signal is received, base Frequency Locking is realized in the default reference frequency and the time controller;
Wherein, first preparatory condition includes:
Detect switch between various information source, the display interface that the program film source of different resolution switches over or frequency is different Any in switching over.
2. the method as described in claim 1, it is characterised in that described to be controlled based on the default reference frequency and the time After device processed realizes Frequency Locking, this method further comprises:The seizure frequency of the phase-locked loop pll is expanded to predeterminated frequency Scope.
3. method as claimed in claim 2, it is characterised in that the seizure frequency of the phase-locked loop pll is expanded to default model Enclose including:
The frequency of the information source sent according to mainboard to the time controller, the seizure frequency of the PLL is expanded to default frequency Rate scope.
4. the method as described in claim 1-3 is any, it is characterised in that the default reference frequency be 3.2Ghz or 3.75GHZ, and the rate of spread of reference frequency is 0%, modulation rate 0KHZ.
5. a kind of display terminal, the display terminal includes:
Display output unit, for output display content, when meeting the first preparatory condition, mainboard in the display terminal and when Between controller carry out handshake operation;
Frequency adjustment unit, for being default reference frequency by the seizure frequency setting of phase-locked loop pll;
Lock cell, for tranmitting data register synchronizing signal to time controller, receiving based on the clock sync signal After feedback information, Frequency Locking is realized based on the default reference frequency and the time controller;
First preparatory condition includes:
Detect switch between various information source, the display interface that the program film source of different resolution switches over or frequency is different Any in switching over.
6. display terminal as claimed in claim 5, it is characterised in that the display terminal also includes:
Spectrum-spreading unit, for the seizure frequency of the phase-locked loop pll to be expanded into predeterminated frequency scope.
7. display terminal as claimed in claim 6, it is characterised in that the spectrum-spreading unit is by the seizure of the phase-locked loop pll Frequency, which is expanded to preset range, to be included:
The frequency of the information source sent according to mainboard to the time controller, the seizure frequency of the PLL is expanded to default frequency Rate scope.
8. the display terminal as described in claim 5-7 is any, it is characterised in that the frequency adjustment unit by the benchmark frequency Rate is set as 3.2Ghz or 3.75GHZ, and the rate of spread of reference frequency is 0%, modulation rate 0KHZ.
9. the display terminal as described in claim 5-7 is any, it is characterised in that the terminal also includes:
Trigger element, for detect switch between various information source, the program film source of different resolution switches over or frequency Different display interfaces switch in it is any when, determine that terminal meets first preparatory condition.
CN201410509464.5A 2014-09-28 2014-09-28 A kind of data processing method and display terminal Active CN104243888B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410509464.5A CN104243888B (en) 2014-09-28 2014-09-28 A kind of data processing method and display terminal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410509464.5A CN104243888B (en) 2014-09-28 2014-09-28 A kind of data processing method and display terminal

Publications (2)

Publication Number Publication Date
CN104243888A CN104243888A (en) 2014-12-24
CN104243888B true CN104243888B (en) 2018-03-23

Family

ID=52231130

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410509464.5A Active CN104243888B (en) 2014-09-28 2014-09-28 A kind of data processing method and display terminal

Country Status (1)

Country Link
CN (1) CN104243888B (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106227690B (en) * 2016-03-11 2020-12-15 华为技术有限公司 File processing method and display device
CN105931593B (en) * 2016-06-30 2019-03-19 深圳市华星光电技术有限公司 The display device of circuit structure with the more receiving ends VBO
CN106507013B (en) 2016-10-26 2019-04-30 青岛海信电器股份有限公司 Control method, device and the display terminal of VBO signal transmission
CN108804372B (en) * 2018-06-21 2020-05-05 海信视像科技股份有限公司 Control method and device for V-by-One interface of display device and display device
CN110753255B (en) * 2018-07-24 2022-07-29 扬智科技股份有限公司 Transmission stream receiving device and clock frequency setting method thereof
CN111354295B (en) * 2020-04-14 2022-11-01 Tcl华星光电技术有限公司 Control method and device for signal transmission in display device and electronic equipment
CN114758606B (en) * 2020-12-29 2023-09-26 杭州海康威视数字技术股份有限公司 Method for transmitting field synchronizing signal, controller and display control system

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2896013B2 (en) * 1992-04-27 1999-05-31 三洋電機株式会社 Data processing circuit of television system conversion system
CN1667545A (en) * 2004-03-12 2005-09-14 技嘉科技股份有限公司 Method and device for setting working clock by detecting state of BIOS
CN101682296A (en) * 2007-05-30 2010-03-24 松下电器产业株式会社 Spread spectrum control pll circuit and its start-up method
CN102446483A (en) * 2010-09-15 2012-05-09 联发科技股份有限公司 Signal transmission system and signal transmission method
CN103078636A (en) * 2012-12-27 2013-05-01 四川和芯微电子股份有限公司 Phase-locked loop system
CN203813765U (en) * 2014-04-18 2014-09-03 上海翰微电子技术有限公司 Phase-locked loop and radio frequency transceiving chip

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2896013B2 (en) * 1992-04-27 1999-05-31 三洋電機株式会社 Data processing circuit of television system conversion system
CN1667545A (en) * 2004-03-12 2005-09-14 技嘉科技股份有限公司 Method and device for setting working clock by detecting state of BIOS
CN101682296A (en) * 2007-05-30 2010-03-24 松下电器产业株式会社 Spread spectrum control pll circuit and its start-up method
CN102446483A (en) * 2010-09-15 2012-05-09 联发科技股份有限公司 Signal transmission system and signal transmission method
CN103078636A (en) * 2012-12-27 2013-05-01 四川和芯微电子股份有限公司 Phase-locked loop system
CN203813765U (en) * 2014-04-18 2014-09-03 上海翰微电子技术有限公司 Phase-locked loop and radio frequency transceiving chip

Also Published As

Publication number Publication date
CN104243888A (en) 2014-12-24

Similar Documents

Publication Publication Date Title
CN104243888B (en) A kind of data processing method and display terminal
EP3550724B1 (en) Signal transmission method, system, and retimer
US9814106B2 (en) Backlight driver chip incorporating a phase lock loop (PLL) with programmable offset/delay and seamless operation
US8441575B2 (en) Audio clock regenerator with precise parameter transformer
AU2015267505B2 (en) Asynchronous multicarrier communications
US7511762B2 (en) Generation of a frame synchronized clock for a wireless video receiver
US20150365226A1 (en) Multi-wire single-ended push-pull link with data symbol transition based clocking
US20050195894A1 (en) Method and circuit for adaptive equalization of multiple signals in response to a control signal generated from one of the equalized signals
US9203599B2 (en) Multi-lane N-factorial (N!) and other multi-wire communication systems
CN104954846B (en) Element method of adjustment, equipment and system
CN110097846A (en) Driving circuit, sequence controller and its anti-interference method
WO2017199603A1 (en) Communication system and transmission apparatus
JP2006222957A (en) Clock recovery apparatus and method for adjusting phase offset by data frequency
US20110193970A1 (en) Reducing Jitter in a Recovered Data Stream Clock of a Video DisplayPort Receiver
US11144088B2 (en) Clocking synchronization method and apparatus
CN101855848B (en) Tdd communication apparatus and operation method thereof
JP2008263508A (en) Clock and data recovery circuit
US9608800B2 (en) Frequency aided clock recovery based on low speed information exchange mechanism
CN107148756B (en) Signal transmitting/receiving method and device
US9819481B2 (en) Clock recovery method and apparatus
US20160285620A1 (en) Low-power asynchronous data links
CN109863729A (en) Start symbol using multiple clock phases to reduce the shake of the transmitter coding in C-PHY interface
JP2013183271A (en) Clock data recovery circuit
CN103795971B (en) Possess identifing source and automatically change DVR and the method for reseptance thereof of image received device
CN108880539A (en) Clock signal method of adjustment and device, video monitoring system

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant