CN104201111A - Method for manufacturing oxide semiconductor thin-film transistors - Google Patents

Method for manufacturing oxide semiconductor thin-film transistors Download PDF

Info

Publication number
CN104201111A
CN104201111A CN201410474652.9A CN201410474652A CN104201111A CN 104201111 A CN104201111 A CN 104201111A CN 201410474652 A CN201410474652 A CN 201410474652A CN 104201111 A CN104201111 A CN 104201111A
Authority
CN
China
Prior art keywords
source
oxide semiconductor
drain
drain electrode
semiconductor layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201410474652.9A
Other languages
Chinese (zh)
Inventor
司红康
金一琪
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lu'an City Huahai Electronic Equipment Technology Co Ltd
Original Assignee
Lu'an City Huahai Electronic Equipment Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lu'an City Huahai Electronic Equipment Technology Co Ltd filed Critical Lu'an City Huahai Electronic Equipment Technology Co Ltd
Priority to CN201410474652.9A priority Critical patent/CN104201111A/en
Publication of CN104201111A publication Critical patent/CN104201111A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66969Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/36Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the concentration or distribution of impurities in the bulk material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Thin Film Transistor (AREA)

Abstract

The invention relates to a method for manufacturing oxide semiconductor thin-film transistors. The method includes depositing extremely thin semiconductor layers with hydroxide between source and drain electrode layers and source and drain electrode regions by the aid of a deposition process; ultimately forming the thin-film transistors by the aid of an annealing technology. Introduced hydrogen concentration is distributed in certain regions of the transistors, and the source and drain electrode layers are in contact with the source and drain electrode regions in the certain regions of the transistors. The highest introduced hydrogen concentration is distributed at contact interfaces of the source and drain electrode metal electrode layers, the source and drain electrode regions and intermediate layers, and the introduced hydrogen concentration is gradually reduced in the directions far away from the interfaces. Further, the source and drain metal electrode layers do not cover portions, which are close to channel regions, of the source and drain electrode regions, and the introduced hydrogen concentration is not distributed at the end, which is far away from the corresponding source and drain electrode region, of each source and drain electrode layer and in the channel regions. The method has the advantage that series resistance of the oxide semiconductor thin-film transistors can be effectively reduced without deterioration of the performance of the oxide semiconductor thin-film transistors.

Description

A kind of preparation method of oxide semiconductor thin-film transistor
Invention field
The present invention relates to a kind of preparation method of thin-film transistor, especially a kind of preparation method of oxide semiconductor thin-film transistor.
Background technology
Thin-film transistor is as a kind of field-effect semiconductor device, in demonstration fields such as active matrix display drivings, there is the important utilization can not be substituted, semiconductor active material has vital impact to the performance of device and manufacturing process, the thin-film transistor that the silicon of take is active semiconductor material tends to exist mobility low, the shortcoming that light sensitivity is strong.The transparent broad-band gap oxide semiconductor material that the zinc oxide of take is representative can be good at solving the shortcoming of silicon semiconductor material, as the oxide semiconductor material that can be used for thin-film transistor, comprise ZnO, MgZnO, Zn-Sn-O, In-Zn-O, SnO, Ga2O3, In-Ga-O, In302, the material of the excellent performances such as In-Ga-Zn-O.But along with demonstration field develops rapidly, at present more and more higher to the characteristic requirements of oxide semiconductor thin-film transistor, for example require less series resistance, higher mobility.
Summary of the invention
The invention reside in and solve in the situation that not causing oxide thin film transistor hydraulic performance decline, reduce the series resistance of oxide semiconductor thin-film transistor;
For solving the problems of the technologies described above the preparation method who the invention provides a kind of thin-film transistor, this transistor comprises dielectric substrate; Be positioned at the grid electrode layer in dielectric substrate; Be positioned at the gate insulator that covers described grid electrode layer in dielectric substrate; Oxide semiconductor layer is formed on gate insulator, and comprise with grid electrode layer over against channel region and be positioned at the source drain region at channel region two ends; Source-drain electrode layer, is positioned in source drain region; It is characterized in that: the region contacting with described source drain region at described source-drain electrode layer has the hydrogen concentration distribution of introducing.In described source metal electrode layer and interface, described source region, and the hydrogen concentration that introduce the interface of described drain metal electrode and described drain region is the highest, and the hydrogen concentration of introducing in the direction away from interface diminishes gradually.At described source-drain electrode layer, away from one end of described source and drain areas, there is no the hydrogen concentration distribution of introducing.In the described source and drain areas part near described channel region, do not cover described source-drain electrode metal electrode layer, and in described channel region, there is no the hydrogen concentration distribution of introducing.The length of the described source and drain areas part of the described close described channel region that does not cover described source-drain electrode metal electrode layer be preferably drain region length 1/4 to 1/2 between.Described source-drain electrode layer is selected from a kind of in aluminium, titanium, molybdenum, neodymium, yttrium or tantalum.Described oxide semiconductor layer is a kind of in Zn-Sn-O, In-Zn-O, In-Ga-O, MgZnO, In2O3 layer.
Accompanying drawing explanation
Fig. 1-6 oxide semiconductor thin-film transistor of the present invention is at the sectional view of each preparatory phase.
Embodiment
The present invention can reduce source electrode, and the resistance between drain electrode and oxide semiconductor can not thought threshold voltage, cut-off current and mobility by shadow simultaneously;
Referring to the oxide semiconductor thin-film transistor sectional view of the present invention shown in Fig. 6, transistor 100 comprises dielectric substrate 101, in this dielectric substrate 101, deposit bottom grid layer 103, insulating cover 102 covers in dielectric substrate 101 to cover the form of bottom grid 103 completely, to play the effect of insulation isolation, as the gate dielectric layer of thin-film transistor, these gate dielectric layer 102 materials are elected silicon oxide layer as simultaneously.Oxide semiconductor layer 104 is positioned on this gate dielectric layer 102, bottom grid 103 over against oxide semiconductor region form channel region 1041, one side in the region of channel region 1041 both sides forms source region 1042, and the opposite side of channel region forms drain region 1042; Source metal electrode 105 and drain metal electrode 105 are formed on source region 1042 and drain region 1042, near source region 1042 and drain region 1042 parts of channel region 1041, do not covering source metal electrode layer 105 and drain metal electrode layer 105, this partial-length (along orientation) be preferably drain region length 1/4 to 1/2 between.Interface zone at source metal electrode layer 105 with source region 1042, and there is hydrogen ion doped at drain metal electrode layer 105 and the interface zone of drain region 1042.This interface zone is the highest with the hydrogen concentration of the interface introducing of drain region 1042 with 1042 interfaces, source region and drain metal electrode 105 at source metal electrode layer 105, and the hydrogen concentration of introducing in the direction away from interface diminishes gradually, that is to say, from the interface of source metal electrode layer 105 and source region 1042, the inside towards source metal electrode layer 105 diminishes the hydrogen concentration of introducing gradually, and towards source region, 1042 inside diminishes gradually; From the interface of drain metal electrode layer 105 and drain region 1042, the inside towards drain metal electrode layer 105 diminishes the hydrogen concentration of introducing gradually, and towards drain region, 1042 inside diminishes gradually.One end at source metal electrode layer 105 away from source region 1042, the source metal electrode layer region being conventionally connected with wiring layer contact does not have the hydrogen of introducing to distribute, that is to say that the hydrogen concentration distribution of introducing does not extend to the surface of source metal electrode layer 105, do is like this in order to prevent the degeneration of surface of metal electrode, the weatherability of intensifier electrode and stability; Same drain metal electrode layer 105 does not have the hydrogen of introducing to distribute away from one end of drain region 1042 yet.The hydrogen that introduce source region 1042 distributes and does not extend to channel region 1041, be in channel region 1041, not have the hydrogen of introducing to distribute, if the hydrogen of introducing enters into channel region, can cause the decay of device performance, for example can have a strong impact on cut-off current and threshold voltage, particularly on the mobility of channel region, can produce more serious impact, in technique, often with heat treatment, drive away the hydrogen of channel region so that the oxide semiconductor of channel region is purer; The hydrogen that introduce same drain region 1042 distributes and does not also extend to channel region 1041.Meanwhile, in the source region 1042 near channel region, do not cover source metal electrode layer 105 with drain region 1042 parts and can guarantee that with drain metal electrode layer 105 the hydrogen distribution of the interface zone introducing that source-drain electrode layer 105 contacts with source and drain areas 1042 can not enter channel region 1041;
On the one hand, the introducing of hydrogen can bring the resistance between superior source-drain electrode and semiconductor semiconductor, significantly reduces device series resistance, improves device efficiency; On the one hand, the too much introducing of hydrogen or hydrogen are incorporated into position improperly can bring negative effect to device again in order.Therefore the CONCENTRATION DISTRIBUTION of the hydrogen of introducing in metal electrode is leaked in source, and in the CONCENTRATION DISTRIBUTION of source and drain areas, the balance of device performance is played an important role, for example in metal electrode is leaked in whole source, introduce hydrogen distribution or introduce hydrogen distribution at whole source and drain areas, the counter productive that the introducing of hydrogen brings so will be over positive effect; The interface of leaking metal electrode and source and drain areas due to the source that is created in of series resistance is significantly greater than away from this interface.Therefore, the interface maximum of metal electrode and source and drain areas is leaked in the source that is distributed in of the hydrogen concentration of introducing, and reduces gradually in the direction of the interface away from source leakage metal electrode and source and drain areas; Its positive effect of balance and counter productive, improve device performance on the whole so to greatest extent;
In order to realize the oxide semi conductor transistor of said structure, provide following preparation technology:
Fig. 1-6 are the sectional view of thin-film transistor, form bottom grid layer 103 in dielectric substrate 101, and the formation of this grid layer 103 for example can be used the method for CVD deposition; In bottom gate electrode 103, form gate insulating film 102, this gate insulating film 102 such as can silica, the oxide insulating film such as aluminium oxide, hafnium oxide, can be also other applicable dielectric film; On gate insulating film, 102 form oxide semiconductor film;
This oxide semiconductor film can be by selecting suitable target through magnetron sputtering technique deposition, Zn-Sn-O, In-Zn-O or In-Ga-O film, and preparation temperature is at 500-600 degree.By etching, form afterwards the oxide semiconductor layer 104 of patterning, the thickness of oxide semiconductor layer preferably in 200 nanometers between 500 nanometers, the adjusting of its thickness can realize by controlling splash-proofing sputtering process parameter.Oxide semiconductor layer 104 after patterning, boron doping forms source-drain area 1042, with gate electrode layer over against oxide semiconductor film region be channel region 1041;
Afterwards, on oxide semiconductor layer 104, depositing insulating layer 106, and through patterning, the channel region 1041 of the insulating barrier 106 complete capping oxide semiconductor layers after patterning, and part covers the source and drain areas 1042 near channel region 1041, the length of covering be preferably source and drain areas length 1/4 to 1/2 between;
Be not insulated having on drain region that layer 106 covers, utilize the rich hydroxide semiconductor layer 1021 of hydrogeneous atmosphere magnetron sputtering technique deposit very thin, the thickness of rich hydroxide semiconductor layer 1021 is as thin as a wafer 8-15 nanometer, the oxide semiconductor material that this richness hydroxide semiconductor layer 1021 contains is identical with oxide semiconductor layer 104, and the formation technique of this richness hydroxide semiconductor layer 1021 is as follows:
(1) substrate is inserted to magnetron sputtering apparatus, select the target with oxide semiconductor layer 104 same materials, base vacuum degree is 2 * 10 -4pa, between underlayer temperature 400-600 degree Celsius;
(2) pass into and take nitrogen atmosphere, this takes the hydrogen that the high-purity argon gas that nitrogen atmosphere is every 90 parts of volumes (99.999%) carries 10 parts of volumes;
(3) sputtering power is 20-40w, starts sputter, and deposit thickness is in 8-20 nanometer;
(4) vacuum is cooling fast, completes deposition;
After completing rich hydroxide semiconductor layer 1021, depositing metal layers, the material of metal level is such as being the materials such as aluminium, titanium, molybdenum or neodymium, yttrium, tantalum.And through the patterned source-drain electrode layer 105 of graphical formation, this patterned source-drain electrode layer 105 contacts with the rich hydroxide semiconductor layer 1021 on source and drain areas;
Finally this thin-film transistor is heat-treated to activate the hydrogen being distributed in rich hydroxide semiconductor layer 1021, and spread to both sides, to obtain the needed oxide thin film transistor with the hydrogen concentration gradient of introducing, heat treatment temperature is preferably 350-600 degree Celsius, more preferably 450 degrees Celsius, time is 10-20 minute, now rich hydroxide semiconductor layer 1021 thickens with the boundary of source-drain area, that is rich hydroxide semiconductor layer 1021 becomes a part for source and drain areas, so far complete the making of oxide semiconductor thin-film transistor of the present invention;
It should be noted that the above-mentioned preparation technology who exemplifies is tightly attainable a kind of mode, can not limit the present invention can realize by other similar modes.

Claims (7)

1. a preparation method for oxide semiconductor thin-film transistor, comprises step:
A, at the upper bottom grid layer (103) that forms of dielectric substrate (101), at the upper gate insulating film (102) that forms of bottom gate electrode (103), on gate insulating film, (102) form patterned oxide semiconductor layer;
B, described patterned oxide semiconductor layer comprise gate electrode layer over against channel region (1041) and the source and drain areas of channel region both sides;
C, on described patterned oxide semiconductor layer, form the insulating barrier (106) of patterning, the insulating barrier of this patterning covers channel region and part source and drain areas;
D, form rich hydroxide semiconductor layer as thin as a wafer with described being insulated on the source and drain areas that layer covers;
The source-drain electrode layer of e, deposition pattern, and contact with the rich hydroxide semiconductor layer on source and drain areas;
F, heat treatment, complete preparation.
2. preparation method as claimed in claim 1, described in be insulated the source and drain areas that layer covers length be preferably source and drain areas length 1/4 to 1/2 between.
3. preparation method as claimed in claim 1, the thickness of described rich hydroxide semiconductor layer (1021) is as thin as a wafer 8-15 nanometer.
4. preparation method as claimed in claim 1, described rich hydroxide semiconductor layer is as thin as a wafer obtained by hydrogeneous atmosphere magnetron sputtering technique deposition.
5. preparation method as claimed in claim 1, the highest in the hydrogen concentration of described source-drain electrode layer and the introducing of interface, described source region, and the hydrogen concentration of introducing in the direction away from interface diminishes gradually.
As claim 5 preparation method, described source-drain electrode layer does not have away from one end of described source and drain areas the hydrogen concentration distribution of introducing, and there is no the hydrogen concentration distribution of introducing in described channel region.
7. any one claim as described in claim 1-6, described hydrogeneous atmosphere magnetron sputtering technique comprises the following steps:
A, substrate is inserted to magnetron sputtering apparatus, select the target with oxide semiconductor layer (104) same material, base vacuum degree is 2 * 10-4pa, between underlayer temperature 400-600 degree Celsius;
B, pass into and take nitrogen atmosphere, this takes the hydrogen that the high-purity argon gas that nitrogen atmosphere is every 90 parts of volumes (99.999%) carries 10 parts of volumes;
C, sputtering power are 20-40w, start sputter, and deposit thickness is in 8-20 nanometer;
D, vacuum are cooling fast, complete deposition.
CN201410474652.9A 2014-09-18 2014-09-18 Method for manufacturing oxide semiconductor thin-film transistors Pending CN104201111A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410474652.9A CN104201111A (en) 2014-09-18 2014-09-18 Method for manufacturing oxide semiconductor thin-film transistors

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410474652.9A CN104201111A (en) 2014-09-18 2014-09-18 Method for manufacturing oxide semiconductor thin-film transistors

Publications (1)

Publication Number Publication Date
CN104201111A true CN104201111A (en) 2014-12-10

Family

ID=52086384

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410474652.9A Pending CN104201111A (en) 2014-09-18 2014-09-18 Method for manufacturing oxide semiconductor thin-film transistors

Country Status (1)

Country Link
CN (1) CN104201111A (en)

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1128407A (en) * 1994-08-30 1996-08-07 夏普公司 Method of fabricating a thin-film transistor and liquid-crystal display apparatus
CN101401213A (en) * 2006-03-17 2009-04-01 佳能株式会社 Field effect transistor using oxide film for channel and method of manufacturing the same
US20100025679A1 (en) * 2008-07-31 2010-02-04 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
CN101794791A (en) * 2008-12-24 2010-08-04 株式会社半导体能源研究所 Driver circuit and semiconductor device
US20110042670A1 (en) * 2008-05-07 2011-02-24 Canon Kabushiki Kaisha Thin film transistor and method of manufacturing the same
CN102549757A (en) * 2009-09-30 2012-07-04 佳能株式会社 Thin-film transistor
US20130037793A1 (en) * 2011-08-11 2013-02-14 Qualcomm Mems Technologies, Inc. Amorphous oxide semiconductor thin film transistor fabrication method
CN103022143A (en) * 2011-09-27 2013-04-03 株式会社东芝 Thin film transistor, method for manufacturing same, and display device
US20130105865A1 (en) * 2011-10-27 2013-05-02 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US20140138678A1 (en) * 2011-07-07 2014-05-22 Sharp Kabushiki Kaisha Semiconductor device and method for manufacturing same
CN104183650A (en) * 2014-09-10 2014-12-03 六安市华海电子器材科技有限公司 Oxide semiconductor thin film transistor
CN109841687A (en) * 2017-11-29 2019-06-04 乐金显示有限公司 Thin film transistor (TFT) and its manufacturing method and display equipment including the thin film transistor (TFT)

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1128407A (en) * 1994-08-30 1996-08-07 夏普公司 Method of fabricating a thin-film transistor and liquid-crystal display apparatus
CN101401213A (en) * 2006-03-17 2009-04-01 佳能株式会社 Field effect transistor using oxide film for channel and method of manufacturing the same
US20110042670A1 (en) * 2008-05-07 2011-02-24 Canon Kabushiki Kaisha Thin film transistor and method of manufacturing the same
US20100025679A1 (en) * 2008-07-31 2010-02-04 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
CN101794791A (en) * 2008-12-24 2010-08-04 株式会社半导体能源研究所 Driver circuit and semiconductor device
CN102549757A (en) * 2009-09-30 2012-07-04 佳能株式会社 Thin-film transistor
US20140138678A1 (en) * 2011-07-07 2014-05-22 Sharp Kabushiki Kaisha Semiconductor device and method for manufacturing same
US20130037793A1 (en) * 2011-08-11 2013-02-14 Qualcomm Mems Technologies, Inc. Amorphous oxide semiconductor thin film transistor fabrication method
CN103022143A (en) * 2011-09-27 2013-04-03 株式会社东芝 Thin film transistor, method for manufacturing same, and display device
US20130105865A1 (en) * 2011-10-27 2013-05-02 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
CN104183650A (en) * 2014-09-10 2014-12-03 六安市华海电子器材科技有限公司 Oxide semiconductor thin film transistor
CN109841687A (en) * 2017-11-29 2019-06-04 乐金显示有限公司 Thin film transistor (TFT) and its manufacturing method and display equipment including the thin film transistor (TFT)

Similar Documents

Publication Publication Date Title
KR101509663B1 (en) Method of forming oxide semiconductor layer and method of manufacturing semiconductor device using the same
JP2018056592A5 (en) Field effect transistor
WO2017016007A1 (en) Tft panel structure and manufacturing method thereof
EP2413367A1 (en) Transistors, Methods of Manufacturing Transistors, and Electronic Devices Including Transistors
JP5552440B2 (en) Method for manufacturing transistor
CN103545211A (en) Production method of semiconductor device
CN102683423A (en) Metal oxide thin film transistor with top gate structure and manufacturing method thereof
JP5291105B2 (en) Method for manufacturing field effect transistor
CN103050412B (en) The manufacture method of oxide thin film transistor
US20150187956A1 (en) IGZO Devices with Increased Drive Current and Methods for Forming the Same
US20150270399A1 (en) Semiconductor structure and method for manufacturing the same
JP2013187291A (en) Tunnel field effect transistor manufacturing method, and tunnel field effect transistor
CN104966697A (en) TFT substrate structure and manufacturing method thereof
US20150243505A1 (en) Method for forming fin field effect transistor
KR102205698B1 (en) Method of forming semiconductor film and method of manufacturing transistor including semiconductor film
CN105070722A (en) TFT substrate structure and manufacturing method thereof
CN104752517A (en) Thin film transistor as well as preparation method and application of thin film transistor
US20180053858A1 (en) Thin film transistor and method of manufacturing the same, and display device
CN108288606A (en) A kind of thin-film transistor array base-plate and manufacturing method and display panel
CN104183650A (en) Oxide semiconductor thin film transistor
WO2016019652A1 (en) Thin-film transistor, manufacturing method therefor, array substrate, and display device
CN204243048U (en) A kind of oxide semiconductor thin-film transistor
CN104201111A (en) Method for manufacturing oxide semiconductor thin-film transistors
CN114783881A (en) Aluminum oxide/a-IGZO thin film transistor and preparation method thereof
CN103972104A (en) Fin-shaped field effect transistor with SiGe channel and forming method of fin-type field effect transistor

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20141210

WD01 Invention patent application deemed withdrawn after publication