CN104168103B - A kind of high-accuracy network setting means - Google Patents

A kind of high-accuracy network setting means Download PDF

Info

Publication number
CN104168103B
CN104168103B CN201410431781.XA CN201410431781A CN104168103B CN 104168103 B CN104168103 B CN 104168103B CN 201410431781 A CN201410431781 A CN 201410431781A CN 104168103 B CN104168103 B CN 104168103B
Authority
CN
China
Prior art keywords
signal
synchronizing signal
time
service end
time service
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201410431781.XA
Other languages
Chinese (zh)
Other versions
CN104168103A (en
Inventor
王逸林
邱龙皓
梁国龙
张光普
王晋晋
马世龙
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Harbin Engineering University
Original Assignee
Harbin Engineering University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Harbin Engineering University filed Critical Harbin Engineering University
Priority to CN201410431781.XA priority Critical patent/CN104168103B/en
Publication of CN104168103A publication Critical patent/CN104168103A/en
Application granted granted Critical
Publication of CN104168103B publication Critical patent/CN104168103B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

The present invention relates to time applied technical field, and in particular to a kind of high-accuracy network setting means in Ethernet Transmission system.The present invention includes:The transmission of time signal is completed at time service end;By when end obtain time service end transmission synchronizing signal;The local synchronization pulse for producing respective cycle and pulsewidth is counted by local crystal oscillation fractional frequency;A counter O reset signal is triggered using time service end synchronizing signal, makes counter carry out forcing clearing to be laid equal stress on New count using this signal.The Ethernet setting means that the present invention is provided are the differential characteristics using network signal, utilize the centre tap synchronous signal transmission of network transformer, compared with other method, pair when be almost not take up data bandwidth, and because synchronous foundation need not undergo round packet transmission delay, so as to shorten the time of synchronous foundation.

Description

A kind of high-accuracy network setting means
Technical field
The present invention relates to time applied technical field, and in particular to a kind of high-accuracy network pair in Ethernet Transmission system Shi Fangfa.
Background technology
In many distributed application systems, there is high-precision clock synchronisation requirement, it is synchronous using hardwires such as GPS Mode, can reach very high precision, but cost is higher, is unfavorable for ordinary skill.And increasing distribution is set at present Standby to be connected with each other in the way of LAN, this also proposes higher requirement to the precision of time calibration in network.But network connection mistake Precision problem, particularly Ethernet are when load is very heavy when Cheng Zhonghui has various pairs, and the efficiency of transmission of network can be very Low, information data can produce several milliseconds of time delays not waited to a few tens of milliseconds, in addition clock drift of computer master clock etc. Problem also produces certain influence to synchronization accuracy.
Clock Synchronization Technology is to maintain local clock, contrast local clock and reference clock by accurate reference clock Difference, adjusts local clock so that the time difference of local clock time and standard time clock is maintained in as far as possible small scope.
Existing Ethernet setting means mainly have NTP and the agreements of IEEE 1588, and the former provides a kind of inexpensive net Network setting means, because its time mark is obtained in application layer, pair when precision it is relatively low, typically in 10ms or so, it is impossible to full Sufficient engineering demand;Latter obtains time mark in agreement bottom, realizes that clock is synchronous using the communication link of network, there is higher Precision, highest can reach 100ns.But both when adding in a stream pair by way of packet (timestamp), Using packet transmitted in both directions time delay come pair when.This method needs to take data transfer bandwidth, can be transmitted by network bi-directional The influence of load, when any one direction of network transmission load is heavier, will have a strong impact on timing accuracy.
The content of the invention
It is an object of the invention to provide a kind of high-precision Ethernet setting means.
The object of the present invention is achieved like this:
(1) at time service end, synchronizing signal is added to the midpoint of Ethernet transformer secondary coil, synchronizing signal is+v To-v square-wave signal, Ethernet data is differential transfer, the intermediate value of a pair of differential signals on every a pair of twisted-pair feeders of netting twine Level is the level of synchronizing signal, completes the transmission of time signal;
(2) by when end, signal Ethernet transformer primary coil midpoint demodulation after obtain time service end hair The synchronizing signal sent;
(3) one time window of opening when synchronizing signal has edge change is sent in data sending terminal to be closed the door, Data are not sent in time window, enabling sends network data again again along passing through later when lock-out pulse;
(4) according to default clock cycle and pulsewidth, counted by local crystal oscillation fractional frequency and produce respective cycle and pulsewidth Local synchronization pulse;When the lock-out pulse edge at time service end is reached, time service end synchronizing signal and by when end synchronizing signal phase Position is asynchronous;A counter O reset signal is triggered using time service end synchronizing signal, makes counter carry out using this signal strong Clearing processed is laid equal stress on New count.
The beneficial effects of the present invention are:
The Ethernet setting means that the present invention is provided are the differential characteristics using network signal, using in network transformer Between tap synchronous signal transmission, compared with other method, pair when be almost not take up data bandwidth, and because synchronous foundation is not required to Round packet transmission delay is undergone, so as to shorten the time of synchronous foundation.
Brief description of the drawings
Fig. 1 Ethernets transmit synchronizing signal schematic diagram;
Fig. 2 time services end synchronized transmissions signal waveform;
Fig. 3 by when end demodulate postamble waveform;
Fig. 4 suppresses point punching interference schematic diagram;
Fig. 5 sychronisation workflow diagrams.
Embodiment
The present invention is described further below in conjunction with the accompanying drawings.
The technology when present invention is a kind of synchronous pair of Ethernet.
Signal at synchronous pair is added to the midpoint of Ethernet transformer secondary coil by time service end.
By when end signal when the midpoint of local ethernet network transformer receives synchronous pair.
By when end local ethernet network transformer secondary coil receive data-signal.
Synchronizing signal is received as the correction signal of phase-locked local ring.
Receive and contain in data-signal because adding the point punching interference that synchronizing signal is produced, pass through removal of closing the door.
Specially:
(1) at time service end, it would be desirable to which the synchronizing signal of transmission is added to the midpoint of Ethernet transformer secondary coil, complete Into the transmission of time signal.
(2) by when end, signal Ethernet transformer primary coil midpoint demodulation after obtain time service end hair The synchronizing signal sent.
(3) influence that the point punching interference in order to solve synchronizing signal is produced to network data, in the change of synchronizing signal edge Period opens a sufficiently long time window and closed the door, and data are not sent in time window.
(4) in order to eliminate the error that local crystal oscillator clock drifts about, a counter is triggered using time service end synchronizing signal clear Zero-signal, reset signal causes counter to force clearing to be laid equal stress on New count, synchronous with the retention time.
This patent is further described in detail below in conjunction with the accompanying drawings:
(1) as shown in figure 1, the setting means of this patent are using signal during network cable transmission pair, while network data is modulated To pair when square wave DC level on, can with simultaneous transmission data with pair when, pair when be almost not take up data bandwidth, not by network Transmit the influence of load.
(2) at time service end, synchronizing signal is added to the midpoint of Ethernet transformer secondary coil, synchronizing signal is+v To-v square-wave signal, Ethernet data is differential transfer, the intermediate value of a pair of differential signals on every a pair of twisted-pair feeders of netting twine Level is the level of synchronizing signal, equivalent to modulating data in sync level.As shown in Fig. 2 being synchronization to hair constantly Penetrate signal.
(3) and by when end, internet exchange data are transferred out by isolating transformer, and the midpoint of primary coil is phase Synchronizing signal after in demodulation.Fig. 3 show by when terminate the synchronizing signal that receives.
(4) according to the logical exchange of transformer, the characteristic of direct current is hindered, it is known that exchange data can be transferred to change with undistorted Depressor rear end, and the frequency of synchronizing signal is very slow, and a DC level (+v or-v) is kept in the most of the time, works as hopping edge During generation, a point punching interference can be produced in data segment, the solution of this patent is to send synchronizing signal in data sending terminal There is one time window of opening when edge change to be closed the door, data are not sent in time window, when lock-out pulse edge passes through Open the door again again later and send network data, as shown in Figure 4.Because the cycle of synchronizing signal is generally very big, frequency is very low, because This, transmission rate of the dutycycle very low lockup hardly to network data is impacted.
(5) when in order to accurate pair, by when end local clock and synchronizing signal be subjected to real time contrast, to eliminate The clock cumulative errors that local crystal oscillator clock drift is brought.Specific practice is as shown in Figure 5:First according to default lock-out pulse week Phase and pulsewidth, the local synchronization pulse for producing respective cycle and pulsewidth is counted by local crystal oscillation fractional frequency;When the synchronous arteries and veins at time service end Trimming is along during (such as rising edge) arrival, and because the concussion of crystal oscillator clock is drifted about, counter generally can not be exactly equal to actual calculate Value, i.e. time service end synchronizing signal with by when end synchronizing signal phase it is asynchronous;Now one is triggered using time service end synchronizing signal Counter O reset signal, makes counter carry out forcing clearing to be laid equal stress on New count, to eliminate the not accurate band of crystal oscillator using this signal The accumulated error come, time synchronized is maintained.

Claims (1)

1. a kind of high-accuracy network setting means, it is characterised in that:
(1) at time service end, synchronizing signal is added to the midpoint of Ethernet transformer secondary coil, synchronizing signal is that+v arrives-v Square-wave signal, Ethernet data on every a pair of twisted-pair feeders of netting twine be differential transfer, the median level of a pair of differential signals For the level of synchronizing signal, the transmission of time signal is completed;
(2) by when end, signal Ethernet transformer primary coil midpoint demodulation after obtain time service end transmission Synchronizing signal;
(3) send one time window of opening when synchronizing signal has edge change in data sending terminal to be closed the door, in the time Data are not sent in window, enabling sends network data again again along passing through later when synchronizing signal;
(4) according to default synchronous signal cycle and pulsewidth, by when end counted by local crystal oscillation fractional frequency and produce respective cycle and arteries and veins Wide local synchronization signal;When the synchronizing signal edge at time service end is reached, time service end synchronizing signal and by when end synchronizing signal Phase is asynchronous;A counter O reset signal is triggered using time service end synchronizing signal, makes counter carry out using this signal Clearing is forced to be laid equal stress on New count.
CN201410431781.XA 2014-08-28 2014-08-28 A kind of high-accuracy network setting means Active CN104168103B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410431781.XA CN104168103B (en) 2014-08-28 2014-08-28 A kind of high-accuracy network setting means

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410431781.XA CN104168103B (en) 2014-08-28 2014-08-28 A kind of high-accuracy network setting means

Publications (2)

Publication Number Publication Date
CN104168103A CN104168103A (en) 2014-11-26
CN104168103B true CN104168103B (en) 2017-10-31

Family

ID=51911755

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410431781.XA Active CN104168103B (en) 2014-08-28 2014-08-28 A kind of high-accuracy network setting means

Country Status (1)

Country Link
CN (1) CN104168103B (en)

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1439983A (en) * 2002-02-19 2003-09-03 伊莱德公司 Absolute accurate time transferrence from server to user by computing delay of network path
CN1889392A (en) * 2006-07-19 2007-01-03 华为技术有限公司 Network time synchronizing method based on simple network to time protocol
CN1918557A (en) * 2003-12-22 2007-02-21 查尔斯·李·麦克耐特 Systems and methods for creating time aware networks using independent absolute time values in network devices
CN101043451A (en) * 2006-03-21 2007-09-26 卓联半导体有限公司 Method of and apparatus for determining relative time alignment
CN101808280A (en) * 2009-02-13 2010-08-18 中兴通讯股份有限公司 Method and system for obtaining network side time for terminals
CN101951300A (en) * 2010-09-21 2011-01-19 国网电力科学研究院 Method for realizing accurate time tick of Ethernet
US8018972B2 (en) * 2009-06-30 2011-09-13 Alcatel Lucent Timing over packet performance
CN102546147A (en) * 2012-02-17 2012-07-04 黑龙江省电力有限公司 Method for realizing accurate network timing of wide-area protection system on basis of SDH (Synchronous Digital Hierarchy) network

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130132554A1 (en) * 2010-07-29 2013-05-23 Nokia Siemens Networks Oy Method and device for processing data on a connection between two nodes of a communication network

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1439983A (en) * 2002-02-19 2003-09-03 伊莱德公司 Absolute accurate time transferrence from server to user by computing delay of network path
CN1918557A (en) * 2003-12-22 2007-02-21 查尔斯·李·麦克耐特 Systems and methods for creating time aware networks using independent absolute time values in network devices
CN101043451A (en) * 2006-03-21 2007-09-26 卓联半导体有限公司 Method of and apparatus for determining relative time alignment
CN1889392A (en) * 2006-07-19 2007-01-03 华为技术有限公司 Network time synchronizing method based on simple network to time protocol
CN101808280A (en) * 2009-02-13 2010-08-18 中兴通讯股份有限公司 Method and system for obtaining network side time for terminals
US8018972B2 (en) * 2009-06-30 2011-09-13 Alcatel Lucent Timing over packet performance
CN101951300A (en) * 2010-09-21 2011-01-19 国网电力科学研究院 Method for realizing accurate time tick of Ethernet
CN102546147A (en) * 2012-02-17 2012-07-04 黑龙江省电力有限公司 Method for realizing accurate network timing of wide-area protection system on basis of SDH (Synchronous Digital Hierarchy) network

Also Published As

Publication number Publication date
CN104168103A (en) 2014-11-26

Similar Documents

Publication Publication Date Title
US8325704B1 (en) Time correction and distance measurement in wireless mesh networks
US8964790B2 (en) Communication apparatus
US10187861B2 (en) Constructing a distributed boundary clock over a dedicated communication channel
EP3416314B1 (en) Time stamping network device
US9912428B2 (en) Systems and methods utilizing randomized clock rates to reduce systematic time-stamp granularity errors in network packet communications
RU2438247C2 (en) Method for synchronisation of assemblies in base station
CN104918319B (en) Clock synchronization simplified information interaction method applied to wireless sensor network
CN102932083B (en) A kind of method and apparatus during microwave synchronization pair
EP2515591B1 (en) Method, apparatus and system for clock synchronization
US8856367B2 (en) Arrangement and method for interchanging time markers
CN103152118B (en) A kind of Base Band Unit and radio frequency unit data service synchronization, device and system
Alemdar et al. RFClock: Timing, phase and frequency synchronization for distributed wireless networks
CN103368137A (en) Multi-terminal self-repairing data synchronization differential protection method based on network self-repairing
CN101977105A (en) Automatic equalization phase-lock compensation method of time delay symmetric difference
CN113424466B (en) Method and device for clock synchronization
CN106656385A (en) Air interface time synchronization method and device for relay system
CN106162856A (en) A kind of node synchronization method in wireless Ad Hoc network
CN1852288B (en) Time transmitting method
CN104168103B (en) A kind of high-accuracy network setting means
CN101257361A (en) Method and net element for performing accurate time transmission through synchronous digital system network
CN102821457B (en) Clock synchronizing method based on software defined radio and software defined radio system
JP2014132263A (en) Wireless communication system
CN110198197A (en) The method for synchronizing time and Ethernet passive optical network of Ethernet passive optical network
CN204190778U (en) The point-to-point optical fiber time synchronizer of a kind of high accuracy
AU2015371469B2 (en) Method for measuring the distance separating two mobile nodes having established a UWB radio link

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant