CN104143979A - High-precision high-frequency ring oscillator circuit - Google Patents
High-precision high-frequency ring oscillator circuit Download PDFInfo
- Publication number
- CN104143979A CN104143979A CN201410064645.1A CN201410064645A CN104143979A CN 104143979 A CN104143979 A CN 104143979A CN 201410064645 A CN201410064645 A CN 201410064645A CN 104143979 A CN104143979 A CN 104143979A
- Authority
- CN
- China
- Prior art keywords
- frequency
- voltage
- direct
- output
- comparator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
The invention relates to a high-precision high-frequency ring oscillator circuit. The oscillator circuit comprises a frequency-voltage convertor, a filter, a frequency divider and a voltage-controlled oscillator. The frequency-voltage convertor is connected to the filter in an output mode, the filter is connected to the voltage-controlled oscillator in an output mode, the voltage-controlled oscillator is connected to the outer side of the circuit in an output mode to provide high-frequency oscillation, meanwhile feedback output is connected to the frequency divider, the frequency divider is connected to the frequency-voltage convertor in an output mode, and the frequency-voltage convertor outputs control signals by comparing the input signal frequency of the frequency divider and the set frequency. Compared with the prior art, the high-precision high-frequency ring oscillator circuit has the advantages of being small in design difficulty, high in design efficiency, easy to use, low in cost and the like.
Description
Technical field
The present invention relates to a kind of high frequency ring oscillator circuit, especially relate to a kind of high-precision high frequency ring oscillator circuit.
Background technology
Traditional ring oscillator uses odd level inverse delayed structure to be connected into ring to obtain the concussion of certain frequency.Obtain high-precision concussion frequency if wish, need to ensure that the delay of every one-level is all equal as far as possible in each condition of work (temperature, power supply, technique change etc.), delay deviation is little; If required concussion frequency is higher, according to same precision percentage calculation, the requirement of this deviation is just harsher, as shake frequency more than 30MHz, claimed accuracy 1%, total delay deviation is less than 0.3ns, and this index is difficult to realize in the time that operation conditions change is larger.So more difficult realization of direct design of high-precision high frequency ring oscillator.
Under prior art background, expect high-precision high frequency ring oscillator, can also use phase-locked loop (PLL) and FLL (FLL), as accompanying drawing 1.They are closed-loop control systems, adopt a high-precision low-frequency oscillator as benchmark, can obtain the N double-frequency oscillation of a high frequency by N frequency multiplier circuit, and in the time that the accuracy of reference frequency is very high, N double-frequency oscillation output also can obtain very high accuracy.As adopt crystal oscillator as benchmark, and vibration precision can reach below 100ppm, and accuracy is higher than 0.01%.Although this closed-loop control system can obtain the higher-order of oscillation of very high degree of precision, benchmark vibration must be additionally provided, increased the complexity of system, and the system gross area is larger, is unfavorable for reducing system cost.
Summary of the invention
Object of the present invention is exactly to provide in order to overcome the defect that above-mentioned prior art exists the high-precision high frequency ring oscillator circuit that a kind of design difficulty is little, design efficiency is high, use is simple, cost is low, can easily reach 30MHz with upper frequency, approximately ± 1% frequency accuracy.
Object of the present invention can be achieved through the following technical solutions:
A kind of high-precision high frequency ring oscillator circuit, it is characterized in that, this pierce circuit comprises pressure converter, filter, frequency divider and voltage controlled oscillator frequently, described frequency pressure converter output is connected to filter, described filter output is connected to voltage controlled oscillator, described voltage controlled oscillator is externally exported the higher-order of oscillation, feedback output is simultaneously connected to frequency divider, described frequency divider output is connected to pressure converter frequently, and described frequency pressure converter is by comparing output control signal to frequency divider frequency input signal and setpoint frequency.
Described frequency pressure converter comprises current source I0, switch S 0, S1, S2, direct-to-ground capacitance C0, C1, voltage source V 0 and comparator X0, described current source I0 is connected to the anode of comparator X0 by switch S 0, the anode of described comparator X0 has connected direct-to-ground capacitance C0, and the anode of described comparator X0 is connected to direct-to-ground capacitance C1 by switch S 1 simultaneously, described direct-to-ground capacitance C1 is in parallel with switch S 2, and the negative terminal of described comparator X0 is connected to voltage source V 0.
The capacitance of described direct-to-ground capacitance C1 is C, and the capacitance of described direct-to-ground capacitance capacitor C 0 is k times of direct-to-ground capacitance C1.
Described frequency pressure converter receives the square wave of the duty ratio 50% of frequency divider output, and sends to respectively switch S 0, S1, S2, and wherein sending to S0 and S2 is positive square wave, and S1 is anti-phase square wave;
Between positive square wave high period, S0 closure, current source I0 is to direct-to-ground capacitance C0 charging, and the charging interval is the half period t/2 of frequency divider output vibration, and the upper enhanced charge of C0 is V0/R* (t/2), and the electric charge on direct-to-ground capacitance C1 is released completely;
Between positive square wave low period, S0 disconnects, S1 closure, S2 disconnects, and the electric charge on direct-to-ground capacitance C0 is assigned to C1, after distribution, voltage on C0 and C1 is the k/ (k+1) of former C0 voltage, and the electric charge of the upper minimizing of C0 is C*Vc*k/ (k+1), and wherein Vc is former C0 voltage.
In each cycle, if the electric charge that the upper enhanced charge > of C0 reduces, voltage C0 raises, comparator X0 output is high, regulates voltage controlled oscillator by filter, makes its frequency increase, cycle reduces, and enhanced charge V0/R* (t/2) will reduce like this; If the electric charge that the upper enhanced charge < of C0 reduces, C0 lower voltage, comparator X0 output is low, and its frequency of voltage controlled oscillator is declined, and the cycle increases, and enhanced charge V0/R* (t/2) will increase like this;
Can be consistent with the negative terminal voltage V0 of comparator X0 after voltage stabilization on C0, now closed-loop control system loop stability, V0/R* (t/2)=C*V0*k/ (k+1), frequency divider frequency f=1/t=(k+1)/(2kRC).
Compared with prior art, the present invention has the following advantages.
1) solve technology barrier, reduced design difficulty, improved design efficiency.Can obtain easily the higher-order of oscillation of degree of precision, frequency is adjustable simultaneously, and extensibility is strong.
2) designed go out ring oscillator have and use simply, be easy to the system integration, lower-cost advantage.
Brief description of the drawings
Fig. 1 is the theory diagram of phase-locked loop, FLL;
Fig. 2 is theory diagram of the present invention;
Fig. 3 is the structural representation of the frequency pressure converter in the present invention.
Embodiment
Below in conjunction with the drawings and specific embodiments, the present invention is described in detail.The present embodiment is implemented as prerequisite taking technical solution of the present invention, provided detailed execution mode and concrete operating process, but protection scope of the present invention is not limited to following embodiment.
As shown in Figure 2, a kind of high-precision high frequency ring oscillator circuit, this pierce circuit comprises pressure converter I, filter II, frequency divider III and voltage controlled oscillator IV frequently, frequently pressure converter I output is connected to filter II, filter II output is connected to voltage controlled oscillator IV, it is outer so that the higher-order of oscillation to be provided that voltage controlled oscillator IV output is connected to circuit, another feedback output is simultaneously connected to frequency divider III, frequency divider III output is connected to pressure converter I frequently, and pressure converter I is by comparing output control signal to frequency divider frequency input signal and setpoint frequency frequently.
Described filter, voltage controlled oscillator, frequency divider have multiple implementation under prior art background, do not limit here.Compare with the phase-locked loop shown in Fig. 1, FLL structure, the present invention is with frequently pressing converter I to replace phase discriminator (or frequency discriminator) and external reference frequency.So the present embodiment introduces pressure converter frequently.
As shown in Figure 3, frequently pressure converter comprises current source I0, switch S 0, S1, S2, direct-to-ground capacitance C0, C1, voltage source V 0 and comparator X0, current source I0 is connected to the anode of comparator X0 by switch S 0, the anode of comparator X0 has connected direct-to-ground capacitance C0, the anode of comparator X0 is connected to direct-to-ground capacitance C1 by switch S 1 simultaneously, and direct-to-ground capacitance C1 is in parallel with switch S 2, and the negative terminal of comparator X0 is connected to voltage source V 0.
Current source I0, comparator X0, and switch S 0, S1, S2, be made up of CMOS technique circuit, can have multiple concrete structure.
Voltage source V 0, is a magnitude of voltage in comparator X0 common mode range, is the resistance string dividing potential drop of supply voltage.
The current value of current source I0 obtains divided by a resistance R by voltage source V 0.
Frequently pressure converter, by the relatively output control signal to frequency divider frequency input signal and setpoint frequency, regulates the frequency size of voltage controlled oscillator by filter, thereby makes to shake stable output and independent of power voltage.
If the capacitance of direct-to-ground capacitance C1 is C, the capacitance of direct-to-ground capacitance C0 is k times of capacitor C 1.
The square wave of the duty ratio 50% of frequency divider output offers switch S 0, S1, S2, and wherein S0 and S2 are positives, and S1 is anti-phase.
Between positive square wave high period, S0 closure, current source I0 charges to capacitor C 0, and the charging interval is the half period t/2 of frequency divider output vibration, and the upper enhanced charge of C0 is V0/R* (t/2).S1 disconnects, S2 closure, and the electric charge in capacitor C 1 is placed on the ground.
Between positive square wave low period, S0 disconnects, S1 closure, S2 disconnects, and the electric charge in capacitor C 0 is averagely allocated to C1, because the voltage of C1 in a upper phase place has been put into 0, C0 capacitance is k times of C1, so after charge-averaging distribution, the voltage on C0 and C1 is the k/ (k+1) of former C0 voltage, be that the upper electric charge reducing of C0 is C*Vc*k/ (k+1), wherein Vc is former C0 voltage.
In each cycle, if the electric charge that the upper enhanced charge > of C0 reduces, voltage C0 raises, comparator X0 output is high, regulates voltage controlled oscillator by filter, makes its frequency increase, cycle reduces, and enhanced charge V0/R* (t/2) will tail off like this; If the electric charge that the upper enhanced charge < of C0 reduces, C0 lower voltage, comparator X0 output is low, regulate voltage controlled oscillator by filter, its frequency is declined, and the cycle increases, and enhanced charge V0/R* (t/2) can become again many like this.
Voltage on final C0 can be stabilized on the same position of negative terminal voltage V0 with comparator X0, now closed-loop control system loop stability, V0/R* (t/2)=C*V0*k/ (k+1), can extrapolate frequency divider frequency f=1/t=(k+1)/(2kRC).
Visible, the frequency of oscillation that this oscillator obtains and independent of power voltage, if adopt multiple resistance and electric capacity with their temperature coefficient of balance, can obtain a frequency also haveing nothing to do with temperature.The precision of oscillator depends on the matching degree of resistance capacitance like this, and frequency height can be by the divider ratio of increase frequency divider to reach the object of frequency multiplication.
Claims (5)
1. a high-precision high frequency ring oscillator circuit, it is characterized in that, this pierce circuit comprises pressure converter, filter, frequency divider and voltage controlled oscillator frequently, described frequency pressure converter output is connected to filter, described filter output is connected to voltage controlled oscillator, described voltage controlled oscillator is externally exported the higher-order of oscillation, feedback output is simultaneously connected to frequency divider, described frequency divider output is connected to pressure converter frequently, and described frequency pressure converter is by comparing output control signal to frequency divider frequency input signal and setpoint frequency.
2. the high-precision high frequency ring oscillator of one according to claim 1 circuit, it is characterized in that, described frequency pressure converter comprises current source I0, switch S 0, S1, S2, direct-to-ground capacitance C0, C1, voltage source V 0 and comparator X0, described current source I0 is connected to the anode of comparator X0 by switch S 0, the anode of described comparator X0 has connected direct-to-ground capacitance C0, the anode of described comparator X0 is connected to direct-to-ground capacitance C1 by switch S 1 simultaneously, described direct-to-ground capacitance C1 is in parallel with switch S 2, and the negative terminal of described comparator X0 is connected to voltage source V 0.
3. the high-precision high frequency ring oscillator of one according to claim 2 circuit, is characterized in that, the capacitance of described direct-to-ground capacitance C1 is C, and the capacitance of described direct-to-ground capacitance capacitor C 0 is k times of direct-to-ground capacitance C1.
4. the high-precision high frequency ring oscillator of one according to claim 3 circuit, it is characterized in that, described frequency pressure converter receives the square wave of the duty ratio 50% of frequency divider output, and sends to respectively switch S 0, S1, S2, wherein sending to S0 and S2 is positive square wave, and S1 is anti-phase square wave;
Between positive square wave high period, S0 closure, current source I0 is to direct-to-ground capacitance C0 charging, and the charging interval is the half period t/2 of frequency divider output vibration, and the upper enhanced charge of C0 is V0/R* (t/2), and the electric charge on direct-to-ground capacitance C1 is released completely;
Between positive square wave low period, S0 disconnects, S1 closure, S2 disconnects, and the electric charge on direct-to-ground capacitance C0 is assigned to C1, after distribution, voltage on C0 and C1 is the k/ (k+1) of former C0 voltage, and the electric charge of the upper minimizing of C0 is C*Vc*k/ (k+1), and wherein Vc is former C0 voltage.
5. the high-precision high frequency ring oscillator of one according to claim 4 circuit, it is characterized in that, in each cycle, if the electric charge that the upper enhanced charge > of C0 reduces, voltage C0 raises, and comparator X0 output is high, regulate voltage controlled oscillator by filter, make its frequency increase, the cycle reduces, and enhanced charge V0/R* (t/2) will reduce like this; If the electric charge that the upper enhanced charge < of C0 reduces, C0 lower voltage, comparator X0 output is low, and its frequency of voltage controlled oscillator is declined, and the cycle increases, and enhanced charge V0/R* (t/2) will increase like this;
Can be consistent with the negative terminal voltage V0 of comparator X0 after voltage stabilization on C0, now closed-loop control system loop stability, V0/R* (t/2)=C*V0*k/ (k+1), frequency divider frequency f=1/t=(k+1)/(2kRC).
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410064645.1A CN104143979B (en) | 2014-02-25 | 2014-02-25 | A kind of high-precision high frequency ring oscillator circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410064645.1A CN104143979B (en) | 2014-02-25 | 2014-02-25 | A kind of high-precision high frequency ring oscillator circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
CN104143979A true CN104143979A (en) | 2014-11-12 |
CN104143979B CN104143979B (en) | 2018-03-06 |
Family
ID=51853065
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201410064645.1A Active CN104143979B (en) | 2014-02-25 | 2014-02-25 | A kind of high-precision high frequency ring oscillator circuit |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN104143979B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109474239A (en) * | 2018-11-09 | 2019-03-15 | 深圳市金科泰通信设备有限公司 | 5G standard source high-frequency crystal oscillator circuit |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1326304A (en) * | 2000-05-30 | 2001-12-12 | 松下电器产业株式会社 | Frequency mixing device |
US20090315611A1 (en) * | 2008-06-24 | 2009-12-24 | Ralink Technology Corporation | Quadrature mixer circuit |
CN203071868U (en) * | 2013-01-15 | 2013-07-17 | 成都三零嘉微电子有限公司 | Correctable and adjustable high-precision relaxation oscillator |
CN203722608U (en) * | 2014-02-25 | 2014-07-16 | 上海菱沃铂智能技术有限公司 | High-precision high-frequency ring oscillator circuit |
-
2014
- 2014-02-25 CN CN201410064645.1A patent/CN104143979B/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1326304A (en) * | 2000-05-30 | 2001-12-12 | 松下电器产业株式会社 | Frequency mixing device |
US20090315611A1 (en) * | 2008-06-24 | 2009-12-24 | Ralink Technology Corporation | Quadrature mixer circuit |
CN203071868U (en) * | 2013-01-15 | 2013-07-17 | 成都三零嘉微电子有限公司 | Correctable and adjustable high-precision relaxation oscillator |
CN203722608U (en) * | 2014-02-25 | 2014-07-16 | 上海菱沃铂智能技术有限公司 | High-precision high-frequency ring oscillator circuit |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109474239A (en) * | 2018-11-09 | 2019-03-15 | 深圳市金科泰通信设备有限公司 | 5G standard source high-frequency crystal oscillator circuit |
Also Published As
Publication number | Publication date |
---|---|
CN104143979B (en) | 2018-03-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Chen et al. | Current-pumped battery charger | |
CN104753499A (en) | Duty ratio calibrating circuit | |
CN203722608U (en) | High-precision high-frequency ring oscillator circuit | |
WO2018175194A3 (en) | Precision high frequency phase adders | |
CN103873054A (en) | Clock generator | |
CN106656044B (en) | System and method for tuning oscillator frequency | |
CN104143979A (en) | High-precision high-frequency ring oscillator circuit | |
CN103312267B (en) | A kind of high precision oscillator and frequency generating method | |
US8373511B2 (en) | Oscillator circuit and method for gain and phase noise control | |
CN104702271A (en) | Phase-locked loop circuit and calibration method for characteristic curves of voltage-controlled oscillator | |
CN202111688U (en) | Charge pump circuit | |
CN115276615B (en) | Clock signal frequency multiplier circuit outputting burr-free low duty ratio error | |
CN107317580B (en) | High-stability oscillator circuit and implementation method thereof | |
CN102427342B (en) | Switched capacitor clock generator | |
CN204615807U (en) | A kind of digital phase-locked frequency multiplier device | |
CN104796139A (en) | Quick frequency stabilization voltage-controlled oscillator | |
CN103825555A (en) | Oscillating circuit | |
CN104038156A (en) | Crystal oscillator | |
JP2019193052A5 (en) | ||
CN203775188U (en) | Clock generator | |
CN103731102A (en) | Oscillating circuit | |
CN202111620U (en) | Charge pump circuit | |
CN106067813B (en) | A kind of PLL of fast and stable locking | |
CN101944912B (en) | Monocrystal oscillator electronic device and method for determining frequency division coefficient | |
CN103825611A (en) | Frequency correction circuit and method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |