CN104111870B - Interrupt processing device and method - Google Patents

Interrupt processing device and method Download PDF

Info

Publication number
CN104111870B
CN104111870B CN201410323056.0A CN201410323056A CN104111870B CN 104111870 B CN104111870 B CN 104111870B CN 201410323056 A CN201410323056 A CN 201410323056A CN 104111870 B CN104111870 B CN 104111870B
Authority
CN
China
Prior art keywords
interrupt
functional module
flag bit
source
information
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201410323056.0A
Other languages
Chinese (zh)
Other versions
CN104111870A (en
Inventor
章建钦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ruijie Networks Co Ltd
Original Assignee
Fujian Star Net Communication Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujian Star Net Communication Co Ltd filed Critical Fujian Star Net Communication Co Ltd
Priority to CN201410323056.0A priority Critical patent/CN104111870B/en
Publication of CN104111870A publication Critical patent/CN104111870A/en
Application granted granted Critical
Publication of CN104111870B publication Critical patent/CN104111870B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Debugging And Monitoring (AREA)
  • Bus Control (AREA)

Abstract

The embodiment of the invention provides an interrupt processing device and method. The interrupt processing device and method are applied to the technical field of interrupt control, can save hardware resources, and can reduce hardware cost. The interrupt processing device comprises a block random access memory, an interrupt flag bit write-in module, an interrupt flag bit output module, an interrupt flag bit read-out module and an interrupt flag bit removal module, wherein the block random access memory at least comprises m memory cell groups; the interrupt flag bit write-in module is used for writing interrupt flag bit information of any function module in the memory cell group corresponding to the function module; the interrupt flag bit output module is used for generating an interrupt event processing request and sending the interrupt event processing request to a processor; the interrupt flag bit read-out module is used for obtaining the interrupt flag bit information of the memory cell group corresponding to the function module and sending the interrupt flag bit information to the processor; the interrupt flag bit removal module is used for removing effective information corresponding to an interrupt source. The interrupt processing device is used for processing an interrupt event.

Description

A kind of interrupt processing device and interruption processing method
Technical field
The present invention relates to interrupt control technique field, more particularly to a kind of interrupt processing device and interruption processing method.
Background technology
In the controls, processor needs the anomalous event of processor emergent management to process often through interruption to respond Request, the interruption is that finger processor temporarily ceases the program of current execution and transfers to perform the program for the treatment of new situation and performed Journey.
Generally there are multiple functional modules in a control system, each functional module includes multiple interrupt sources, each Interrupt source has an interrupt flag bit to correspond to therewith, and at present, the interrupt flag bit of interrupt source is posted typically by interrupt identification What storage was stored, typically One function module corresponds to an interrupt flag register, example, when bag in control system M functional module is included, when each functional module includes n interrupt source, the control system includes m interrupt flag register, Each interrupt flag register includes n single-bit register, each described single-bit register be used for store it is corresponding in The interrupt flag bit in disconnected source.
When certain interrupt source needs processor to carry out the anomalous event of interrupt processing, it is necessary first to which set is corresponding Interrupt flag bit so that interrupt source described in the interrupt identification bit-identify occurs anomalous event, then interrupt flag register meeting The information of interrupt flag bit is converged, notifier processes device carries out interrupt processing.After processor receives the notice of interrupt processing, first Inquire about the interrupt processing notifies which interrupt flag register come from, after getting corresponding interrupt flag register, Judge it is which interrupt source needs to carry out interrupt processing by reading the interrupt flag register, and then call corresponding interruption Treatment subprogram is processed, and is after processing is complete purged the interrupt flag bit.
But in the prior art, need multiple interrupt flag registers just if the functional module in control system is more The interrupt processing of whole control system can be completed, each interrupt flag register is required for a set module and a clearing mould Block etc., i.e., could complete to each work(when the functional module in control system is more, it is necessary to set many set interrupt control circuits The treatment of the interrupt event of energy module, often covers interrupt control circuit and is required for taking certain hardware resource, and processor exists When accessing multiple interrupt flag registers, in addition it is also necessary to use MUX, the number of interrupt flag register is bigger, multichannel choosing The hardware resource for selecting device occupancy is more.Therefore when the functional module in control system is more, it is necessary to interrupt control circuit Tricks is more so that the hardware resource that interrupt control circuit takes is more, while MUX also occupies more hardware Resource, and then cause that the hardware resource that whole interrupt processing takes is more, increased hardware cost.
The content of the invention
Embodiments of the invention provide a kind of interrupt processing device and interruption processing method, can save hardware resource, subtract Small hardware cost.
To reach above-mentioned purpose, embodiments of the invention are adopted the following technical scheme that：
On the one hand, there is provided a kind of interrupt processing device, processed for the interrupt source to m functional module, m be more than or Equal to 2, the functional module includes at least one interrupt source；The interrupt processing device includes：
Block random access memory, including at least m memory cell group, each memory cell group is used to store One function module Interrupt flag bit information, the interrupt flag bit information includes the interrupt identification of all interrupt sources that the functional module includes Position；
Interrupt flag bit writing module, for by the interrupt flag bit information of any one of functional module, writing institute In stating the corresponding memory cell group of functional module；
Interrupt flag bit output module, for writing the memory cell group according to the interrupt flag bit writing module Interrupt flag bit information, generation interrupt event treatment request, and interrupt event treatment request is sent to processor, with It is easy to the processor to be asked according to interrupt event treatment, obtains the mark that the interrupt event asks corresponding functional module Know, the mark generation interrupt event process instruction according to the functional module, the interrupt event process instruction includes the work( The mark of energy module；
Interrupt flag bit reads module, for receiving the interrupt event process instruction that the processor sends, according to The mark of the functional module that the interrupt event process instruction includes, obtains the corresponding memory cell group storage of the functional module Interrupt flag bit information, and the interrupt flag bit information is sent to processor；So as to the processor from the interruption Determine that the functional module has the interrupt source of interrupt event in zone bit information, and process the interrupt event of the interrupt source, After processing is complete, generation interrupt flag bit resets and indicates；
Interrupt identification bit clear module, letter is indicated for receiving the interrupt identification bit clear that the processor sends Breath, the interrupt identification bit clear indicates to include the mark of interrupt source, according to the mark of the interrupt source, removes the interrupt source Corresponding effective information.
Optionally, described piece of random access memory includes first interface and second interface, and the first interface is used to write appoints The interrupt flag bit information of One function module of anticipating, the second interface is used to read the interrupt identification of any one functional module Position information.
Optionally, the interrupt flag bit writing module includes the first write data unit, the first write address unit and first Write enabling unit；
The first write address unit is used for the mark according to any one interrupt source, the work(where obtaining the interrupt source The storage address of the corresponding memory cell group of energy module；
First write data unit is used to obtain the interrupt flag bit information of the functional module；
Described first write enabling unit for generate first write enable instruction, described first write enable instruction be used for indicate institute Storage address of the block random access memory according to the corresponding memory cell group of the functional module is stated, by the interruption of the functional module Zone bit information is written in the corresponding memory cell group of the functional module.
Optionally, the interrupt flag bit output module includes the first detection unit, generation unit and transmitting element；
First detection unit is used for the interrupt flag bit letter of the functional module for detecting the first interface write-in Whether breath indicates the functional module to there is interrupt event；
The generation unit is used to indicate the work(when first detection unit detects the interrupt flag bit information When there is interrupt event in energy module, generation interrupt event treatment request；
The transmitting element is used to for interrupt event treatment request to be sent to processor, in order to the processor root Processed according to the interrupt event and asked, obtain the mark that the interrupt event asks corresponding functional module.
Optionally, described piece of random access memory also includes m mask bit storage group, each described mask bit storage group correspondence One function module, the mask bit storage group is for storing the mask bit information of corresponding functional module, the mask bit letter Breath includes the mask bit of all interrupt sources that the functional module includes, when the institute of any one interrupt source in the functional module State mask bit it is effective when, represent that the interrupt event of the interrupt source does not deal with；
First detection unit is additionally operable to work as and detects the interrupt flag bit information instruction functional module presence During interrupt event, detect whether the mask bit of the corresponding interrupt source of the interrupt event is effective；
The generation unit specifically for indicating the functional module to there is interrupt event when the interrupt flag bit information, And the corresponding interrupt source of the interrupt event mask bit it is invalid when, generation interrupt event treatment request.
Optionally, the interrupt flag bit reads module and includes：Read address location and reading data unit；
The address location of reading obtains the corresponding storage of the functional module single for the mark according to the functional module The storage address of tuple；
The reading data unit is used for according to the storage address, obtains the function mould stored in the storage address The interrupt flag bit information of block.
Optionally, the interrupt identification bit clear module includes the second write data unit, the second write address unit and second Write enabling unit；
The second write address unit is used for the mark of the interrupt source included according to interrupt identification bit clear instruction Know, the storage address of the corresponding memory cell group of functional module where obtaining the interrupt source；
Second write data unit is used to be indicated according to the interrupt identification bit clear, and obtaining the functional module includes Interrupt source new interrupt flag bit information；
Described second writes enabling unit, and enable instruction is write for second, and described second to write enable instruction described for indicating Block random access memory according to the storage address of the corresponding memory cell group of the functional module, during the functional module is included The new interrupt flag bit information Store in disconnected source is in the corresponding memory cell group of the functional module.
Optionally, the interrupt identification bit clear module also includes the second detection unit；
Second detection unit is for where the interrupt source for detecting presently described second write address unit acquisition The storage address of the corresponding memory cell group of functional module is corresponding with the functional module that current first write address unit is obtained Memory cell group storage address it is whether consistent；
If the storage that the storage address that presently described second write address unit is obtained is obtained with the first write address unit When address is consistent, the mark of the interrupt source that the interrupt identification bit clear is indicated to include by the interrupt identification bit clear module Knowledge is sent to the interrupt flag bit writing module, in order to the interrupt flag bit writing module according to the mark of the interrupt source Know the interrupt flag bit information for obtaining the functional module.
On the one hand, there is provided a kind of interruption processing method, interrupt processing device is applied to, in m functional module Disconnected source is processed, and m is more than or equal to 2, and the functional module includes at least one interrupt source；The interruption processing method bag Include：
The interrupting information that the first interrupt source that receiving the first functional module includes sends, the interrupting information includes described The mark of the first interrupt source；
According to the mark of first interrupt source, the first interruption mark of the interrupt source that first functional module includes is obtained Will position information, the corresponding information of the first interrupt source described in the first interrupt flag bit information represents that interruption is effective；
The corresponding memory cell group of the first functional module described in block random access memory writes first interrupt identification Position information, wherein, described piece of random access memory comprises at least m memory cell group, and each memory cell group is used to store one First interrupt flag bit information of the interrupt source that functional module includes；
The first interrupt flag bit information in described piece of random access memory is write indicates first functional module When there is interrupt event, generation interrupt event treatment request；
By the interrupt event treatment request be sent to processor, in order to the processor according to the interrupt event at The mark of corresponding first functional module of interrupt event treatment request described in reason acquisition request, according to first functional module Mark generation interrupt event process instruction, the interrupt event process instruction includes the mark of first functional module；
Receive the interrupt event process instruction that the processor sends；
The mark of first functional module included according to the interrupt event process instruction, obtains first function First interrupt flag bit information of the corresponding memory cell group storage of module；
The first interrupt flag bit information is sent to the processor, so that the processor is according in described first Disconnected zone bit information, determines that first functional module has first interrupt source of interrupt event, and process described first The interrupt event of interrupt source, after processing is complete, generation interrupt flag bit resets and indicates；
The interrupt identification bit clear configured information that the processor sends is received, the interrupt identification bit clear is indicated Information includes the mark of first interrupt source；
According to the interrupt identification bit clear configured information, remove described piece described the first of random access memory storage and interrupt The first interrupt source is corresponding in zone bit information interrupts effective information.
Optionally, the mark according to first interrupt source, obtains the interrupt source that first functional module includes The first interrupt flag bit information include：
According to the mark of first interrupt source, first functional module correspondence in described piece of random access memory is obtained Memory cell group storage address；
According to the storage address, obtain currently stored second in the corresponding memory cell group of first functional module Interrupt flag bit information；
According to the second interrupt flag bit information and the mark of first interrupt source, first interrupt identification is obtained Position information.
Optionally, first functional module described in block random access memory corresponding memory cell group write-in described the One interrupt flag bit information includes：
According to the storage address of the corresponding memory cell group of first functional module, described in block random access memory The corresponding memory cell group of one functional module writes the first interrupt flag bit information.
Optionally, the mark of first functional module included according to the interrupt event process instruction, obtains First interrupt flag bit information of the corresponding memory cell group storage of first functional module includes：
According to the mark of first functional module, first functional module is obtained right in described piece of random access memory The storage address of the memory cell group answered；
According to the storage address, obtain currently stored first in the corresponding memory cell group of first functional module Interrupt flag bit information.
Optionally, it is described according to the interrupt identification bit clear configured information, remove what described piece of random access memory was stored The corresponding effective information of interruption of the first interrupt source includes in the first interrupt flag bit information：
According to the mark of first interrupt source, first functional module correspondence in described piece of random access memory is obtained Memory cell group storage address；
According to the storage address, obtain currently stored first in the corresponding memory cell group of first functional module Interrupt flag bit information；
According to the first interrupt flag bit information and the mark of first interrupt source, the 3rd interrupt flag bit letter is obtained Breath, the corresponding information of the first interrupt source described in the 3rd interrupt flag bit information represents that interruption is invalid；
According to the storage address, the 3rd interrupt flag bit information is write in described piece of random access memory described in The corresponding memory cell group of first functional module.
Interrupt processing device provided in an embodiment of the present invention and interruption processing method, if control system includes at least two work( Energy module, when interrupt event occurs in the interrupt source of the functional module included in control system, is stored by block random access memory and controlled The interrupt flag bit information of the interrupt source of each functional module in system processed, then being completed by interrupt flag bit writing module will The operation of the interrupt flag bit information write-in block random access memory of any one functional module, module is read by interrupt flag bit The operation of the interrupt flag bit information of any one functional module is read in completion from block random access memory, by interrupt flag bit Remove the clear operation that module completes the interrupt flag bit information of any one functional module so that the interrupt processing device can To complete the treatment of all interrupt events in control system, compared to prior art, the interruption by a set of interrupt control circuit Processing unit need not be that each functional module sets corresponding interrupt flag register to complete the storage of interrupt flag bit, Enter without being that each interrupt flag register sets single interrupt control circuit, and underway disconnected treatment process In, it is not necessary to MUX, so as to save hardware resource, reduce hardware cost.
Brief description of the drawings
In order to illustrate more clearly about the embodiment of the present invention or technical scheme of the prior art, below will be to embodiment or existing The accompanying drawing to be used needed for having technology description is briefly described, it should be apparent that, drawings in the following description are only this Some embodiments of invention, for those of ordinary skill in the art, on the premise of not paying creative work, can be with Other accompanying drawings are obtained according to these accompanying drawings.
Fig. 1 is a kind of structural representation of interrupt processing device provided in an embodiment of the present invention；
Fig. 2 is the structural representation of a kind of piece of random access memory provided in an embodiment of the present invention；
Fig. 3 is a kind of structural representation of interrupt flag bit writing module provided in an embodiment of the present invention；
Fig. 4 is a kind of structural representation of interrupt flag bit output module provided in an embodiment of the present invention；
Fig. 5 is the structural representation of another block random access memory provided in an embodiment of the present invention；
Fig. 6 is the structural representation that a kind of interrupt flag bit provided in an embodiment of the present invention reads module；
Fig. 7 is a kind of structural representation of interrupt identification bit clear module provided in an embodiment of the present invention；
Fig. 8 is the structural representation of another interrupt identification bit clear module provided in an embodiment of the present invention；
Fig. 9 is a kind of flow chart of interruption processing method provided in an embodiment of the present invention.
Specific embodiment
Below in conjunction with the accompanying drawing in the embodiment of the present invention, the technical scheme in the embodiment of the present invention is carried out clear, complete Site preparation is described, it is clear that described embodiment is only a part of embodiment of the invention, rather than whole embodiments.It is based on Embodiment in the present invention, it is every other that those of ordinary skill in the art are obtained under the premise of creative work is not made Embodiment, belongs to the scope of protection of the invention.
The embodiment of the present invention provides a kind of interrupt processing device 10, is processed for the interrupt source to m functional module, M is more than or equal to 2, and the functional module includes at least one interrupt source, as shown in figure 1, the interrupt processing device 10 includes：
Block random access memory (Block Random Access Memory, Block RAM) 101, including at least m storage Unit group, each memory cell group is used to store the interrupt flag bit information of One function module, the interrupt flag bit information The interrupt flag bit of all interrupt sources included including the functional module.
When storing interrupt flag bit by interrupt identification bit register, an interrupt identification bit register can only store one Functional module or an interrupt flag bit for interrupt source, each interrupt identification bit register are required for a set of control circuit to complete To interrupting the write-in of zone bit information, reading or removing, hardware resource is taken more.In being stored by block random access memory 101 During disconnected flag bit, the interrupt flag bit information of all interrupt sources that can include each functional module in control system is stored In a block random access memory, thus only need to a set of control circuit can completion to the interrupt flag bit of multiple functional modules Write-in, reading or the removing of information.
In actual applications, the bit wide and depth of described piece of random access memory 101 can be set according to actual needs Put, example, control system includes m functional module in the embodiment of the present invention, it is assumed that each functional module is included up in n Disconnected source, the control system includes m × n interrupt source altogether, and the depth of the block random access memory 101 of control system needs can be with It is m, bit wide can be n, the block random access memory 101 includes m × n bit, a bit is for storing interrupt source Interrupt flag bit, depth for i bit wide from 0 to (n-1) all bits as a memory cell group, the i be more than or Equal to 0, the integer less than m, then the block random access memory 101 include m memory cell group.
During practical application, the corresponding relation between functional module and memory cell group can be initially set up so that each work( Energy module has corresponding memory cell group, for example, the first functional module and the second functional module are the control system Any one functional module in system, the first functional module includes n interrupt source, then depth be 1 bit wide from 0 to (n-1) Bit can be as a memory cell group, for storing the interrupt flag bit of all interrupt sources of the first functional module；Second Functional module includes j interrupt source, and less than n, then depth is that 2 bit wide can be as another to the bit of (n-1) from 0 to the j Individual memory cell group, for storing the interrupt flag bit of all interrupt sources of the second functional module, but can be prespecified depth The bit wide spent for 2 is used for the interrupt flag bit of all interrupt sources for storing the second functional module from 0 to the bit of (j-1), remaining (n-j) individual bit can be with the free time, it is also possible to for other treatment, the embodiment of the present invention do not limited this.
Example, it is assumed that in the embodiment of the present invention control system include 4 functional modules, respectively the first functional module, Second functional module, the 3rd functional module, the 4th functional module, wherein the first functional module includes three interrupt sources, respectively First interrupt source, the second interrupt source, the 3rd interrupt source；Second functional module include two interrupt sources, respectively the 4th interrupt source, 5th interrupt source；3rd functional module includes three interrupt sources, respectively the 6th interrupt source, the 7th interrupt source, the 8th interrupt source； 4th functional module includes four interrupt sources, respectively in the 9th interrupt source, the tenth interrupt source, the 11st interrupt source and the 12nd Disconnected source.Block random access memory can set depth for 4, and bit wide is also 4, altogether including 16 bits, depth be 1 bit wide from 0 to 3 Bit as the first memory cell group, the interrupt identification information for storing the first functional module, wherein bit wide are from 0 to 2 Bit is respectively used to store the interrupt flag bit of the first interrupt source, the second interrupt source and the 3rd interrupt source, and bit wide is 3 bit sky It is not busy；Depth be 2 bit of the bit wide from 0 to 3 as the second memory cell group, the interrupt identification for storing the second functional module The bit of information, wherein bit wide from 0 to 1 is respectively used to store the interrupt flag bit of the 4th interrupt source, the 5th interrupt source, and bit wide is 2 and 3 bit IDLE；Depth be 3 bit of the bit wide from 0 to 3 as the 3rd memory cell group, for storing the 3rd function mould The interrupt identification information of block, wherein bit wide are respectively used in the 6th interrupt source of storage, the 7th interrupt source, the 8th from 0 to 2 bit The interrupt flag bit in disconnected source, bit wide is 3 bit IDLE；Depth be 4 bit of the bit wide from 0 to 3 as the 4th memory cell Group, wherein the interrupt identification information for storing the 4th functional module, bit wide are respectively used in storage the 9th from 0 to 3 bit The interrupt flag bit of disconnected source, the tenth interrupt source, the 11st interrupt source and the 12nd interrupt source.
Interrupt flag bit writing module 102, for by the interrupt flag bit information of any one of functional module, writing In the corresponding memory cell group of the functional module.
Example, can be corresponding according to the mark of any one interrupt source, the functional module where obtaining the interrupt source The storage address of memory cell group, according to the storage address obtain the corresponding memory cell group of the functional module now storage in , then be set to for the corresponding interrupt flag bit of interrupt source described in the interrupt flag bit information of present storage by disconnected zone bit information Effectively, the current interrupt flag bit information of the functional module is obtained, then according to the corresponding memory cell group of the functional module Storage address, during the current interrupt flag bit information of the functional module write into the corresponding memory cell group of the functional module.
Interrupt flag bit output module 103, it is single for writing the storage according to the interrupt flag bit writing module 102 The interrupt flag bit information of tuple, generation interrupt event treatment request, and interrupt event treatment request is sent to place Reason device, asks in order to the processor according to interrupt event treatment, obtains the interrupt event and asks corresponding function The mark of module, the mark generation interrupt event process instruction according to the functional module, the interrupt event process instruction bag Include the mark of the functional module.
Optionally, interrupt flag bit output module 103 can interrupt flag bit writing module 102 be currently written into it is described in During disconnected zone bit information, the interrupt flag bit information is obtained, then judge whether there is interrupt identification in the interrupt flag bit information Position represent interrupt it is effective, when there is interrupt flag bit to represent in the interrupt flag bit information interruption is effective when, at generation interrupt event Reason request.Or interrupt flag bit writing module 102 by interrupt flag bit information write-in block random access memory 101 it Afterwards, interrupt flag bit information is obtained in the information that interrupt flag bit output module 103 is stored from described piece of random access memory 101, Then judge whether there is interrupt flag bit to represent that interruption is effective in the interrupt flag bit information, have when in the interrupt flag bit information When interrupt flag bit represents that interruption is effective, generation interrupt event treatment request.Specifically, interrupt flag bit output module 103 is obtained The process for taking interrupt flag bit information can be configured as the case may be, and the embodiment of the present invention is not limited this.
Optionally, One function modules interrupts register, the work(can also be included in interrupt flag bit output module 103 Energy modules interrupts register includes m deposit position, each deposit position correspondence One function module, when interrupt flag bit output module 103 detect in acquired interrupt flag bit information when having interrupt flag bit to represent that interruption is effective, it is assumed that the interrupt flag bit The corresponding functional module of information is the first functional module, then functional module can be interrupted and posted by interrupt flag bit output module 103 The corresponding deposit position of the first functional module is set to effectively, when processor is asked according to interrupt event treatment, judge in storage When there is currently the interrupt event for needing to be processed, can be by reading the letter preserved in the functional module interrupt register Breath, obtains the mark that the interrupt event asks corresponding functional module, and thing is interrupted in the mark generation according to the functional module Part process instruction, the interrupt event process instruction includes the mark of the functional module.
Or, the interrupt event treatment request includes the mark of the interrupt source or the mark of functional module, works as place Reason device is received after the interrupt event treatment request, you can obtain the functional module by the mark of the interrupt source Mark, or functional module described in direct access mark.
Interrupt flag bit reads module 104, for receiving the interrupt event process instruction that the processor sends, root The mark of the functional module included according to the interrupt event process instruction, obtains the corresponding memory cell group of the functional module and deposits The interrupt flag bit information of storage, and the interrupt flag bit information is sent to processor；So that the processor is from described Determine there is the interrupt source of interrupt event in the functional module in disconnected zone bit information, and process the interruption thing of the interrupt source Part, after processing is complete, generation interrupt flag bit resets and indicates.
Example, the mark of the functional module included according to interrupt event process instruction obtains functional module correspondence and deposits The storage address of storage unit group, then according to the storage address, functional module correspondence is stored in obtaining block random access memory 101 The interrupt flag bit information of unit group storage, is then sent to processor by the interrupt flag bit information, sentences in order to processor It is specifically that the corresponding interrupt flag bit of which interrupt source represents effective in the interrupt flag bit information of breaking, then processes the interruption The interrupt event in source.
Interrupt identification bit clear module 105, indicates for receiving the interrupt identification bit clear that the processor sends Information, the interrupt identification bit clear indicates to include the mark of interrupt source, according to the mark of the interrupt source, removes the interruption The corresponding effective information in source.
After processor completes the interrupt event treatment of interrupt source, can be sent to interrupt identification bit clear module 105 Interrupt identification bit clear configured information, interrupt identification bit clear module 105 receive the interrupt identification bit clear configured information it Afterwards, the mark of the interrupt source for being included according to the interrupt identification bit clear configured information first, the function where obtaining the interrupt source The interrupt flag bit information of the corresponding memory cell group of module storage now, then according to the mark of the interrupt source, will be described existing The corresponding interrupt flag bit of the interrupt source is set to invalid in the interrupt flag bit information of storage, obtains new interrupt flag bit Information, then by the new corresponding memory cell group of the interrupt flag bit information write-in functional module.
So, if control system includes at least two functional modules, in the functional module that control system includes When interrupt event occurs in disconnected source, by the interruption mark of the interrupt source of each functional module in block random access memory storage control system Will position information, then completes to write the interrupt flag bit information of any one functional module by interrupt flag bit writing module The operation of block random access memory, reads module and completes to read any one function from block random access memory by interrupt flag bit The operation of the interrupt flag bit information of module, the interruption mark of any one functional module is completed by interrupt identification bit clear module The clear operation of will position information so that the interrupt processing device can be by a set of interrupt control circuit completion control system The treatment of all interrupt events, compared to prior art, the interrupt processing device need not set right for each functional module The interrupt flag register answered completes the storage of interrupt flag bit, enters single without being that each interrupt flag register sets During only interrupt control circuit, and underway disconnected treatment, it is not necessary to MUX, so as to save hardware money Source, reduces hardware cost.
It should be noted that the interrupt processing device can apply to FPGA (Field-Programmable Gate Array, field programmable gate array) etc. in the chip including block random access memory, it is also possible in IC (integrated Circuit, integrated circuit) add in circuit block random access memory that interrupt processing device provided in an embodiment of the present invention is set, it is complete Into the treatment of the interrupt event of IC circuits.
Example, as described in Figure 2, described piece of random access memory 101 includes first interface 1011 and second interface 1012, institute State first interface 1011 is used to read for writing the interrupt flag bit information of any one functional module, the second interface 1012 Take or write the interrupt flag bit information of any one functional module.The first interface 1011 includes the first input data line 1011a, the first output data line 1011b, the first address wire 1011c and first writes makes energy line 1011d, the second interface 1012 Including the second input data line 1012a, the second output data line 1012b, the second address wire 1012c and second writes and makes energy line 1012d。
Specifically, when first write make energy line 1011d receive write enable instruction when, the first of block random access memory 101 connects The address that the data storages that mouth 1011 can receive the first input data line 1011a are received in the first address wire 1011c In, or the address that can be received according to the first address wire 1011c, the information that will be stored in the address is by the first output number Sent according to line 1011b.Likewise, when second write make energy line 1012d receive write enable instruction when, block random access memory The data storage that 101 second interface 1012 can receive the second input data line 1021a connects in the second address wire 1012c In the address for receiving, or the address that can be received according to the second address wire 1012c, the information stored in the address is passed through Second output data line 1012b sends.
Further, as shown in figure 3, the interrupt flag bit writing module 102 includes the first write data unit 1021, the One write address unit 1022 and first writes enabling unit 1023.
Wherein, the first write address unit 1022 is used for the mark according to any one interrupt source, obtains the interruption The storage address of the corresponding memory cell group of functional module where source.
Optionally, functional module and storage can be pre-saved in the first write address unit 1022 during initialization Location corresponding table, because each functional module corresponds to a memory cell group, each memory cell group has one uniquely Storage address, therefore each functional module also corresponds to a storage address, the functional module is recorded with storage address corresponding table The corresponding relation of each functional module and storage address.When interrupt flag bit writing module 102 receives some function mould After the interrupting information that some interrupt source of block sends, the interrupting information includes the mark of the interrupt source, and first writes ground Location unit 1022 can obtain the interruption according to the mark of the interrupt source and the functional module and storage address corresponding table The storage address of the corresponding memory cell group of functional module where source.
First write data unit 1021 is used to obtain the interrupt flag bit information of the functional module.
Example, the corresponding storage of functional module where the first write address unit 1022 gets the interrupt source is single After the storage address of tuple, the first write data unit 1021 can obtain the interrupt source place according to the storage address The storage of functional module corresponding memory cell group present storage interrupt flag bit information, then the first write data unit 1021 according to the mark of the interrupt source, by the corresponding interruption of interrupt source described in the interrupt flag bit information of the present storage Flag bit is set to effectively, obtain the current interrupt flag bit information of the functional module.
Specifically, the storage address can be passed through the first write address unit 1,022 the first of block random access memory 101 The first address wire 1011c that interface 1011 includes is sent to block random access memory 101, and then block random access memory 101 can pass through The first output data line 1011b that first interface 1011 includes sends out the interrupt flag bit information of storage address storage now Give first write data unit 1021.
Described first write enabling unit 1023 for generate first write enable instruction, described first write enable instruction be used for refer to Show storage address of the described piece of random access memory 101 according to the corresponding memory cell group of the functional module, by the function mould The interrupt flag bit information of block is written in the corresponding memory cell group of the functional module.
Optionally, first write enabling unit 1023 and write by the first of the first interface 1011 of block random access memory 101 and make Energy line 1011d sends described first and writes enable instruction, then first address of the block random access memory 101 according to first interface 1011 The functional module that the address that line 1011c is received will receive on the first input data line 1011a of first interface 1011 Current interrupt flag bit information Store is in the corresponding memory cell of the functional module.
Further, as shown in figure 4, the interrupt flag bit output module 103 includes the first detection unit 1031, generation Unit 1032 and transmitting element 1033.
Wherein, first detection unit 1031 is used to detect the functional module of the write-in of the first interface 1011 Whether interrupt flag bit information indicates the functional module to there is interrupt event.
Optionally, the interrupt flag bit information of the presently written functional module of the first interface 1011 is being got Afterwards, first detection unit 1031 can detect the interrupt flag bit information with the presence or absence of effective interrupt flag bit, If the interrupt flag bit information has an effective interrupt flag bit, the corresponding functional module of the interrupt flag bit information is deposited In interrupt event.
Specifically, assuming that interrupt flag bit is that " 1 " represents interrupt flag bit effectively, interrupt flag bit is interrupted for " 0 " identifies Flag bit is invalid, then the first detection unit 1031 can detect the interrupt flag bit information with the presence or absence of the interruption for not being " 0 " Flag bit, when the interrupt flag bit information has the interrupt flag bit not for " 0 ", illustrates the interrupt flag bit information pair There is interrupt event in the functional module answered.
Optionally, first detection unit 1031 can include multiple output ports, the output port and the work( Can the connection of modules interrupts register, one deposit position of each output port correspondence, when the interrupt flag bit information of functional module is deposited When not being the interrupt flag bit of " 0 ", i.e., when described functional module has interrupt event, by the corresponding deposit of the functional module Position is set to " 1 ", when the interrupt flag bit information of functional module is in the absence of being the interrupt flag bit of " 1 ", i.e., described function mould When block does not exist interrupt event, the corresponding deposit position of the functional module is set to " 0 ".
The generation unit 1032 is used to refer to when first detection unit 1031 detects the interrupt flag bit information When showing that the functional module has interrupt event, generation interrupt event treatment request.
Optionally, the interrupt flag bit output module 103 can work as the interrupt flag bit information instruction function When there is interrupt event in module, generation interrupt event treatment request, or the interrupt flag bit output module 103 can be in inspection The information preserved in the functional module interrupt register is surveyed, when any one functional module in functional module interrupt register Effectively, i.e., when any one functional module has interrupt event, generation interrupt event treatment is asked for deposit position.
The transmitting element 1033 is used to for interrupt event treatment request to be sent to processor, in order to the treatment Device is asked according to interrupt event treatment, obtains the mark that the interrupt event asks corresponding functional module.
Optionally, transmitting element 1033 can be by the line between interrupt flag bit output module 103 and processor, will The interrupt event treatment request is sent to processor.
Further, described piece of random access memory 101 can also include m mask bit storage group, each described mask bit Storage group correspondence One function module, the mask bit storage group is for storing the mask bit information of corresponding functional module, institute State the mask bit of all interrupt sources that mask bit information includes including the functional module, when in the functional module any one When the mask bit of interrupt source is effective, represent that the interrupt event of the interrupt source does not deal with.
Optionally, as shown in figure 5, the depth of block random access memory 101 can be m, bit wide can be 2n, then described piece with Machine memory 101 include m × 2n bit, during initialization, can set depth for i bit wide from 0 to (n-1) bit conduct One memory cell group stores the interrupt flag bit information of One function module, i.e., the bit of (n-1) can be as one from i0 to i Individual memory cell group stores the interrupt flag bit information of One function module, and bit wide is from n to the bit of (2n-1) as a screen The mask bit information that storage group in position stores the functional module is covered, i.e., the bit of (2n-1) can be as a shielding from i Storage group in position stores the mask bit information of the functional module, and it is all that the mask bit information includes that the functional module includes The mask bit of interrupt source.With reference to shown in Fig. 5, region 501 is a memory cell group in Fig. 5, and region 502 indicates for region 501 The corresponding mask bit storage group of corresponding functional module, the n shielding of interrupt source is at most stored in the mask bit storage group Position.
First detection unit 1031 is additionally operable to work as and detects the interrupt flag bit information instruction functional module When there is interrupt event, detect whether the corresponding mask bit of the interrupt event is effective.
Example, the first detection unit 1031 can detect interrupt flag bit information and indicate tool in corresponding functional module Whether there is the interrupt source of interrupt event in body, effectively the corresponding mask bit of the interrupt source can also be judged, optionally, when in this When the disconnected corresponding mask bit in source is " 1 ", mask bit is represented effectively, when the corresponding mask bit of the interrupt source is " 0 ", represent shielding Position is invalid, when mask bit is effective, represents that processor can not deal with to the interrupt event of the interrupt source.
The generation unit 1032 when the interrupt flag bit information indicates the functional module to exist specifically for interrupting Event, and the corresponding interrupt source of the interrupt event mask bit it is invalid when, generation interrupt event treatment request.
When the first detection unit 1031 detects that interrupt source has interrupt event, and the corresponding interruption of the interrupt event When the mask bit in source is invalid, generation unit 1032 can just generate interrupt event treatment request, when the first detection unit 1031 is detected Go out interrupt source and there is interrupt event, but the mask bit of the corresponding interrupt source of the interrupt event it is effective when, expression need not be to Processor notifies the interrupt event, if therefore other interrupt sources of the corresponding functional module of the interrupt source do not have interrupt event When, interrupt event treatment request can not be generated.
Explanation is needed, the corresponding mask bit of each interrupt source is invalid in control system during initialization, in control system Running in, the mask bit that processor can be as the case may be to each interrupt source is configured.Example, if treatment Device judges that the interrupt event of certain interrupt source is not belonging to emergency according to actual conditions, it is not necessary to processed, can be by The corresponding mask bit of the interrupt source is set to effectively；If or processor judges the interruption thing of the interrupt source according to actual conditions Part belongs to emergency, it is necessary to be processed, and it is invalid to be set to the corresponding mask bit of the interrupt source.
Further, as shown in fig. 6, interrupt flag bit reading module 104 includes：Read address location 1041 and reading According to unit 1042.
Wherein, the address location 1041 of reading obtains the functional module pair for the mark according to the functional module The storage address of the memory cell group answered.
After processor receives interrupt event treatment request, can be asked according to interrupt event treatment, obtained in producing The mark of the functional module of disconnected event, then generates interrupt event process instruction, and the interrupt event process instruction includes described The mark of functional module.Then reading address location 1041 can obtain functional module correspondence according to the mark of the functional module Memory cell group storage address, optionally, can in advance read address location 1041 in memory function module and storage Location corresponding table, then read address location 1041 can according to the mark of functional module and functional module and storage address corresponding table, Obtain the storage address of the corresponding memory cell group of the functional module.
The reading data unit 1042 is used for according to the storage address, obtains the work(stored in the storage address The interrupt flag bit information of energy module.
Example, the second interface that the storage address can be passed through block random access memory 101 by reading data unit 1042 1012 the second address wire 1012c is sent to block random access memory 101, block random access memory 101 receive the storage address it Afterwards, the second output number for the interrupt flag bit information of the corresponding memory cell group of the storage address being passed through into second interface 1012 Reading data unit 1042 is sent to according to line 1012b.
Further, as shown in fig. 7, the interrupt identification bit clear module 105 includes the second write data unit 1051, the Two write address units 1052 and second write enabling unit 1053.
Wherein, the second write address unit 1052 be used for according to the interrupt identification bit clear indicate include it is described in The mark in disconnected source, the storage address of the corresponding memory cell group of functional module where obtaining the interrupt source.
Optionally, functional module and storage can be pre-saved in the second write address unit 1052 during initialization Location corresponding table, obtains the interrupt identification bit clear and refers in the interrupt identification bit clear configured information for receiving processor transmission Show that information includes the mark of interrupt source, then the mark and functional module according to the interrupt source and storage address corresponding table, obtain The storage address of the corresponding memory cell group of functional module where taking the interrupt source.Specifically, first can be according to interruption The mark in source obtains the mark of the corresponding functional module of the interrupt source, then the mark according to the functional module and function mould Block and storage address corresponding table, the storage address of the corresponding memory cell group of functional module where obtaining the interrupt source.
Second write data unit 1051 is used to be indicated according to the interrupt identification bit clear, obtains the functional module Including interrupt source new interrupt flag bit information.
Optionally, the storage of the corresponding memory cell group of the functional module is got in the second write address unit 1052 After location, the second write data unit 1051 can obtain the corresponding memory cell of the functional module according to the storage address The interrupt flag bit information of group storage now, then the second write data unit 1051, will be described according to the mark of the interrupt source It is invalid that the corresponding interrupt flag bit of interrupt source described in the interrupt flag bit information for storing now is set to, and obtains new interruption mark Will position information, for example, being " 1 " when the interrupt flag bit information of the present storage for getting is " 10000 ", represents the interruption Effectively, the second write data unit 1051 can be by interrupt source described in the interrupt flag bit information for the corresponding interrupt flag bit in source Corresponding interrupt flag bit is set to " 0 ", obtains new interrupt flag bit information for " 00000 ".
Specifically, the second interface that the storage address is passed through block random access memory 101 by the second write address unit 1052 1012 the second address wire 1012c is sent to block random access memory 101, and then block random access memory 101 can be by second interface 1012 the second output data line 1012b believes the interrupt flag bit of the corresponding memory cell group of storage address storage now Breath is sent to the second write address unit 1052.
Described second writes enabling unit 1053, and enable instruction is write for second, and described second writes enable instruction for indicating Described piece of random access memory 101 according to the storage address of the corresponding memory cell group of the functional module, by the functional module Including interrupt source new interrupt flag bit information Store in the corresponding memory cell group of the functional module.
Optionally, second write enabling unit 1053 and write by the second of the second interface 1012 of block random access memory 101 and make Energy line 1012d sends described second and writes enable instruction, then second address of the block random access memory 101 according to second interface 1012 The address that line 1012c is received, the functional module that will be received on the second input data line 1012a of second interface 1012 New interrupt flag bit information Store in the corresponding memory cell of the functional module.
Preferably, as shown in figure 8, the interrupt identification bit clear module 105 also includes the second detection unit 1054.It is described Second detection unit 1054 is used to detect the function where the interrupt source of the presently described acquisition of second write address unit 1052 The functional module that the storage address of the corresponding memory cell group of module is obtained with presently described first write address unit 1022 The storage address of corresponding memory cell group.
Example, the second write address unit 1052 carries out interrupt identification bit clear behaviour in interrupt identification bit clear module 105 When making, the storage address of acquisition carries out interruption mark with current first write address unit 1022 in interrupt flag bit writing module 102 During the write operation of will position, the storage address of acquisition may be consistent, represents when in the carrying out of the corresponding functional module of the storage address During disconnected mark bit clear, it is necessary to carry out interrupt flag bit write-in, at this moment the interrupt source of the functional module occur in that interrupt event again Interrupt flag bit writing module 102 is generated with the operation of interrupt identification bit clear module 105 and conflicted, and causes operation to perform Or easily cause the loss of interrupt flag bit information.So interrupt identification bit clear module 105 can be purged operation Before, first by the second detection unit 1054 detect storage address that presently described second write address unit 1052 obtains with it is current Whether the storage address that the first write address unit 1022 is obtained is consistent.
If the storage address that presently described second write address unit 1052 is obtained is obtained with the first write address unit 1022 When the storage address for taking is consistent, the institute that the interrupt identification bit clear is indicated to include by the interrupt identification bit clear module 105 The mark for stating interrupt source is sent to the interrupt flag bit writing module 102, in order to the interrupt flag bit writing module 102 Mark according to the interrupt source obtains the interrupt flag bit information of the functional module.
Example, the first write data unit 1021 of interrupt flag bit writing module 102 is by interrupt identification bit clear module Interrupt flag bit indicated by the mark of 105 interrupt sources for sending is set to the interrupt source invalid, the interrupting information is included The indicated interrupt flag bit of mark is set to effectively, the interrupt flag bit letter of the functional module where getting the interrupt source Breath, then by first interface 1011 by the interrupt flag bit information Store in the corresponding memory cell group of the functional module In, while completing the write-in and removing to the interrupt flag bit information of the functional module.If the interrupt identification bit clear mould The mark of the interrupt source that block 105 sends is identical with the interrupt source mark that the interrupting information includes, then set interrupt flag bit It is set to and operates effectively with priority.
Interrupt processing device provided in an embodiment of the present invention, if control system includes at least two functional modules, in control When interrupt event occurs in the interrupt source of the functional module that system includes, by each work(in block random access memory storage control system The interrupt flag bit information of the interrupt source of energy module, is then completed any one function mould by interrupt flag bit writing module The operation of the interrupt flag bit information write-in block random access memory of block, reads module and completes to be deposited at random from block by interrupt flag bit The operation of the interrupt flag bit information of any one functional module is read in reservoir, completes to appoint by interrupt identification bit clear module The clear operation of the interrupt flag bit information of One function module of anticipating so that the interrupt processing device can be by a set of interruption Control circuit completes the treatment of all interrupt events in control system, and compared to prior art, the interrupt processing device need not Corresponding interrupt flag register is set for each functional module to complete the storage of interrupt flag bit, enter without for every Individual interrupt flag register sets single interrupt control circuit, and during underway disconnected treatment, it is not necessary to multichannel Selector, so as to save hardware resource, reduces hardware cost.
The embodiment of the present invention provides a kind of interruption processing method, is applied to interrupt processing device, as shown in figure 9, being used for m The interrupt source of individual functional module is processed, and m is more than or equal to 2, and the functional module includes at least one interrupt source；In described Disconnected processing method includes：
Step 901, the interrupting information for receiving the first interrupt source transmission that the first functional module includes, in the interrupting information Mark including first interrupt source.
First functional module is any one functional module in m functional module, it is assumed that the first function mould Block includes n interrupt source, and the first interrupt source is any one in n interrupt source, when the first interrupt source of the first functional module Generation interrupt event is, it is necessary to when processor is processed, the first interrupt source generation interrupting information, the interrupting information includes first The mark of interrupt source, and the interrupting information is sent to interrupt processing device.
Step 902, the mark according to first interrupt source, obtain the of the interrupt source that first functional module includes One interrupt flag bit information, the corresponding information of the first interrupt source represents that interruption has described in the first interrupt flag bit information Effect.
Example, interrupt processing device receive the first interrupt source transmission interrupting information after, first according to first The mark of interrupt source, the mark of the first functional module where obtaining first interrupt source, then according to the first functional module The second interrupt flag bit currently stored in the corresponding memory cell group of first functional module in mark acquisition block random access memory Information, it is each in the first functional module when the first interrupt source of the second interrupt flag bit information record does not occur interrupt event The interrupt flag bit of individual interrupt source.Then the corresponding interrupt flag bit of the first interrupt source in the second interrupt flag bit information is set For effective, the first interrupt flag bit information is obtained.
The corresponding memory cell group write-in described first of step 903, the first functional module described in block random access memory Interrupt flag bit information, wherein, described piece of random access memory comprises at least m memory cell group, and each memory cell group is used for First interrupt flag bit information of the interrupt source that storage One function module includes.
Example, it is according to the corresponding storage address of the first functional module, the first interrupt flag bit information write-in block is random In the corresponding memory cell group of first functional module described in memory.
Specifically, assume that n=5, i.e. the first functional module include 5 interrupt sources, when the first interrupt source occurs to interrupt thing During part, the corresponding interrupt flag bit of the first interrupt source in the second interrupt flag bit information is set to " 1 ", it is assumed that second interrupts mark The corresponding interrupt flag bit of the first interrupt source is first of the second interrupt flag bit information, then first for obtaining in the information of will position Interrupt flag bit information is " 10000 ".Interrupt processing device can be by the first work(described in " 10000 " write-in block random access memory Can be in the corresponding memory cell group of module, the memory cell group at least needs to include that 5 bits are used to storing 5 interrupt source Interrupt flag bit information.
Step 904, the first interrupt flag bit information in described piece of random access memory is write indicate described first When there is interrupt event in functional module, generation interrupt event treatment request.
When in the first interrupt flag bit information during interrupt processing device detects described piece of random access memory of write-in During including effective interrupt flag bit, the first interrupt flag bit information indicates first functional module to exist and interrupts thing Part.Specifically, interrupt processing device detect write-in described piece of random access memory in the first interrupt flag bit information in During including not being the interrupt flag bit of " 0 ", during the first interrupt flag bit information indicates first functional module to exist Disconnected event, in the embodiment of the present invention, in there is interrupt event, therefore described piece of random access memory of write-in due to the first interrupt source The first interrupt flag bit information includes not being the interrupt flag bit of " 0 ", indicates first functional module to exist and interrupts Event is, it is necessary to generate interrupt event treatment request.
Step 905, interrupt event treatment request is sent to processor, in order to the processor according in described Disconnected event handling request obtains the mark of corresponding first functional module of the interrupt event treatment request, according to first work( The mark generation interrupt event process instruction of energy module, the interrupt event process instruction includes the mark of first functional module Know.
Interrupt processing device can be processed interrupt event by the line or communication protocol interface between processor Request is sent to processor, and processor is received after interrupt event treatment request, has learnt that interrupt event needs treatment, this When processor obtain interrupt event occur the first functional module mark, then according to first functional module mark life Into interrupt event process instruction, the interrupt event process instruction includes the mark of first functional module.
Optionally, interrupt processing device can also include One function modules interrupts register, and the functional module is interrupted Register includes m deposit position, each deposit position correspondence One function module, detected when interrupt processing device acquired in the When the first interrupt flag bit represents that interruption is effective in one interrupt flag bit information, then interrupt processing device can be by functional module The corresponding deposit position of the first functional module is set to effectively, when processor is asked according to interrupt event treatment, sentence in disconnected register Break the interrupt event for and there is currently and need to be processed when, can be preserved by reading in the functional module interrupt register Information, obtain the mark of corresponding first functional module of current disruption event, the mark life according to first functional module Into interrupt event process instruction, the interrupt event process instruction includes the mark of first functional module.
Or, the mark of the first functional module can also be included in the interrupt event treatment request, processor directly leads to Cross the mark that interrupt event processes the functional module of acquisition request first.
Step 906, the interrupt event process instruction for receiving the processor transmission.
The mark of step 907, first functional module included according to the interrupt event process instruction, obtains described First interrupt flag bit information of the corresponding memory cell group storage of the first functional module.
Interrupt processing device after the interrupt event process instruction for receiving processor transmission, in obtaining this first The mark of the first functional module that disconnected event processing instruction includes, then according to the mark of the first functional module, obtains described the First interrupt flag bit information of the corresponding memory cell group storage of one functional module, example, getting the first function mould After the mark of block, the functional module that can be pre-saved according to the mark of the first functional module and interrupt processing device and storage Address corresponding table, obtains the storage address of the corresponding memory cell group of the first functional module, then according to the storage address, from block The first interrupt flag bit information of the corresponding memory cell group storage of the first functional module is read in random access memory.
Step 908, the first interrupt flag bit information is sent to the processor, so that the processor is according to institute The first interrupt flag bit information is stated, determines that first functional module has first interrupt source of interrupt event, and process The interrupt event of first interrupt source, after processing is complete, generation interrupt flag bit resets and indicates.
First interrupt flag bit information is sent to processor by interrupt processing device, and processor can interrupt mark according to first Whether effectively each interrupt flag bit, determines the specific interrupt source for producing interrupt event in the information of will position.Example, due to The corresponding interrupt flag bit of the first interrupt source represents effective in first interrupt flag bit information, then processor can determine the first work( There is interrupt event in energy module is the first interrupt source, and the corresponding interrupt handling routine of the first interrupt source then can be called Process the interrupt event of the first interrupt source.Specifically, the first interrupt flag bit information that interrupt processing device reads is " 10000 ", the first interrupt flag bit information is sent to after processor, and processor judges the corresponding interruption of the first interrupt source Flag bit is " 1 ", and the corresponding interrupt flag bit of other interrupt sources is " 0 ", it is determined that in only first in the first functional module There is interrupt event in disconnected source, then processor can call the corresponding interrupt handling routine of the first interrupt source to process the first interruption The interrupt event in source.
Step 909, the interrupt identification bit clear configured information for receiving the processor transmission, the interrupt flag bit Removing configured information includes the mark of first interrupt source.
After interrupt event treatment of the processor to the first interrupt source, or one interrupt identification bit clear of generation indicates letter Breath, the interrupt identification bit clear configured information includes the mark of first interrupt source, for indicating the first interrupt source Interrupt event has processed completion, it is necessary to be purged to the corresponding interrupt flag bit of the first interrupt source, in case interrupt processing is filled Put and still judge there is interrupt event.
Step 9010, the institute stored according to the interrupt identification bit clear configured information, described piece of random access memory of removing State the corresponding effective information of interruption of the first interrupt source in the first interrupt flag bit information.
Receive after the interrupt identification bit clear configured information that the processor sends, the first interrupt source is obtained first Mark, then according to the mark of the first interrupt source, obtain the first functional module mark, then according to the first functional module Mark, obtains the first interrupt flag bit information stored in the corresponding memory cell group of the first functional module, then by this first The corresponding interrupt flag bit of the first interrupt source is set to invalid in interrupt flag bit information, obtains the 3rd interrupt flag bit information, Then by the corresponding memory cell group of the 3rd interrupt flag bit information write-in block the first functional module of random access memory.
So, interruption processing method provided in an embodiment of the present invention, if control system includes at least two function moulds Block, when the interruption to control system is processed, is completed to the interrupt source of multiple functional modules by block random access memory Interrupt flag bit is stored, and the interruption of the interrupt source to all functional modules is then completed on the basis of block random access memory The writing, reading of flag bit and removing, writing, reading and removing based on block random access memory, it is thus only necessary to a set of interruption control Circuit processed is to be capable of achieving, and compared to prior art, interruption processing method of the present invention need not set for each functional module Put corresponding interrupt identification bit register to complete the storage of the interrupt flag bit of the functional module, enter without being directed to Each interrupt identification bit register sets many set interrupt control circuits to realize writing, reading and removing, and avoids and use MUX, therefore, the interruption processing method that the present invention is provided can save hardware resource, and then reduce hardware cost.
Optionally, in the mark according to first interrupt source, the interrupt source that first functional module includes is obtained During the first interrupt flag bit information, can obtain first functional module and exist first according to the mark of first interrupt source The storage address of corresponding memory cell group in described piece of random access memory, then according to the storage address, obtains described the The second currently stored interrupt flag bit information in the corresponding memory cell group of one functional module, and then can be according to described second Interrupt flag bit information and the mark of first interrupt source, obtain the first interrupt flag bit information.
Optionally, can to pre-save functional module in the interrupt processing device during initialization corresponding with storage address Table, because each functional module corresponds to a memory cell group, there is a unique storage in each memory cell group Location, therefore each functional module also corresponds to a storage address, the functional module have recorded each with storage address corresponding table The corresponding relation of functional module and storage address.When interrupt processing device receive the first interrupt source transmission interrupting information it Afterwards, the mark of the first functional module can be obtained, then according to the first function mould first according to the mark of first interrupt source The mark of block and the functional module and storage address corresponding table, obtain the corresponding memory cell group of first functional module Storage address, block random access memory can export the corresponding memory cell group of the storage address and currently deposit according to the storage address There is no interrupt event in the second interrupt flag bit information of storage, the first interrupt source of the second interrupt flag bit information record When, the interrupt flag bit of each interrupt source in the first functional module.Then by the first interrupt source in the second interrupt flag bit information Corresponding interrupt flag bit is set to effectively, obtain the first interrupt flag bit information.
Specifically, it is invalid to represent the interrupt flag bit when interrupt flag bit is " 0 ", when interrupt flag bit is " 1 " When, represent the interrupt flag bit effective, it is assumed that n=5, it is each in the first functional module before the first interrupt source is interrupted Individual interrupt source is not interrupted, then the second interrupt flag bit information is " 00000 ", when the first interrupt source occurs interrupt event When, the corresponding interrupt flag bit of the first interrupt source in the second interrupt flag bit information is set to " 1 ", it is assumed that the second interrupt identification The corresponding interrupt flag bit of the first interrupt source is first of the second interrupt flag bit information in the information of position, then in first for obtaining Disconnected zone bit information is " 10000 ".
Optionally, in the corresponding memory cell group write-in described first of the first functional module described in block random access memory Disconnected zone bit information, specifically can according to the storage address of the corresponding memory cell group of first functional module, block with The corresponding memory cell group of first functional module described in machine memory writes the first interrupt flag bit information.
Example, in the mark of first functional module included according to the interrupt event process instruction, obtain institute When stating the first interrupt flag bit information of the corresponding memory cell group storage of the first functional module, first can be according to described first The mark of functional module, obtains the storage of the first functional module corresponding memory cell group in described piece of random access memory Address, then according to the storage address, obtains currently stored the in the corresponding memory cell group of first functional module One interrupt flag bit information.
Interrupt processing device after the interrupt event process instruction for receiving processor transmission, in obtaining this first The mark of the first functional module that disconnected event processing instruction includes, then according to the mark of the first functional module, with interrupt processing The functional module that device is pre-saved and storage address corresponding table, obtain the storage of the corresponding memory cell group of the first functional module Address, then interrupt processing device the storage address is sent to block random access memory, block random access memory can be according to the storage Address, exports the first interrupt flag bit information of the corresponding memory cell group storage of the storage address.
Further, described piece of random access memory also includes m mask bit storage group, and each described mask bit storage group is right Answer One function module, the mask bit storage group is for storing the mask bit information of corresponding functional module, the mask bit Information includes the mask bit of all interrupt sources that the functional module includes, when any one interrupt source in the functional module When the mask bit is effective, represent that the interrupt event of the interrupt source does not deal with.
And then before the generation interrupt event treatment request, interrupt processing device can also judge that described first interrupts Whether effectively, the first interrupt flag bit information in described piece of random access memory is write indicates institute to the corresponding mask bit in source State the first functional module and there is interrupt event, and the corresponding mask bit of first interrupt source it is invalid when, generate the interruption thing Part treatment request.
Example, before generation interrupt event treatment request, whether first determine whether the corresponding mask bit of the first interrupt source Effectively, when the corresponding mask bit of first interrupt source is effective, illustrating the interrupt event of the first interrupt source need not be located Reason, interrupt processing device can be sent to server without generating interrupt event treatment request；When first interrupt source correspondence Mask bit it is invalid when, illustrate the first interrupt source interrupt event need processed, at this moment interrupt processing device need generation Interrupt event treatment request is sent to server.
Explanation is needed, the corresponding mask bit of each interrupt source is invalid in control system during initialization, in control system Running in, the mask bit that processor can be as the case may be to each interrupt source is configured.Example, if treatment Device judges that the interrupt event of the first interrupt source is not belonging to emergency according to actual conditions, it is not necessary to processed, can be by The corresponding mask bit of first interrupt source is set to effectively；If or during processor judges the first interrupt source according to actual conditions Disconnected event belongs to emergency, it is necessary to be processed, and it is invalid to be set to the corresponding mask bit of the first interrupt source.
Example, according to the interrupt identification bit clear configured information, remove the described piece of institute of random access memory storage When stating that the first interrupt source in the first interrupt flag bit information is corresponding to interrupt effective information, can first according in described first The mark in disconnected source, obtains the storage of the first functional module corresponding memory cell group in described piece of random access memory Location, then according to the storage address, obtains currently stored first in the corresponding memory cell group of first functional module Interrupt flag bit information, according to the first interrupt flag bit information and the mark of first interrupt source, obtains the 3rd and interrupts Zone bit information, the corresponding information of the first interrupt source described in the 3rd interrupt flag bit information represents that interruption is invalid, and then According to the storage address, the 3rd interrupt flag bit information is write into first function in described piece of random access memory The corresponding memory cell group of module.
Interrupt processing device is got after interrupt identification bit clear configured information, and the mark of the first interrupt source is obtained first Know, then according to the mark of the first interrupt source, obtain the mark of the first functional module, and according to the mark of the first functional module With the functional module for prestoring and storage address corresponding table, the corresponding storage address of first functional module is obtained, according to The storage address obtains the first interrupt flag bit information of the corresponding memory cell group storage of the first functional module, in described first The corresponding interrupt flag bit of the first interrupt source represents effective in disconnected zone bit information, then by the first interrupt flag bit information the It is invalid that the corresponding interrupt flag bit of one interrupt source is set to, and obtains the 3rd interrupt flag bit information, then by the 3rd interrupt identification Position information is written to the first functional module in corresponding memory cell group in block random access memory.
Specifically, the first interrupt flag bit information that interrupt processing device gets is " 10000 ", wherein the first interrupt source Corresponding interrupt flag bit is " 1 ", represents the interrupt flag bit effectively, and then interrupt processing device is corresponding by the first interrupt source Interrupt flag bit is set to " 0 ", represents that the first interrupt source has not existed interrupt event, the 3rd interrupt flag bit letter for obtaining It is " 00000 " to cease, and the 3rd interrupt flag bit information " 00000 " then is write into the corresponding memory cell of the first functional module In group.
Interruption processing method provided in an embodiment of the present invention, if control system includes at least two functional modules, to control When the interruption of system processed is processed, the interrupt flag bit to the interrupt source of multiple functional modules is completed by block random access memory Stored, the interrupt flag bit that interrupt source to all functional modules is then completed on the basis of block random access memory is write Enter, read and remove, writing, reading and removing based on block random access memory, it is thus only necessary to a set of interrupt control circuit Realize, compared to prior art, interruption processing method of the present invention need not therewith be corresponded to for each functional module is set Interrupt identification bit register complete the storage of the interrupt flag bit of the functional module, enter without for each interruption mark Will bit register sets many set interrupt control circuits to realize writing, reading and removing, and avoids and use MUX, Therefore, the interruption processing method that the present invention is provided, can save hardware resource, and then reduce hardware cost.
The above, specific embodiment only of the invention, but protection scope of the present invention is not limited thereto, and it is any Those familiar with the art the invention discloses technical scope in, change or replacement can be readily occurred in, should all contain Cover within protection scope of the present invention.Therefore, protection scope of the present invention should be based on the protection scope of the described claims.

Claims (13)

1. a kind of interrupt processing device, it is characterised in that processed for the interrupt source to m functional module, m is more than or waits In 2, the functional module includes at least one interrupt source；The interrupt processing device includes：
Block random access memory, including at least m memory cell group, during each memory cell group is used to store One function module Disconnected zone bit information, the interrupt flag bit information includes the interrupt flag bit of all interrupt sources that the functional module includes；
Interrupt flag bit writing module, for by the interrupt flag bit information of any one of functional module, writing the work( In the corresponding memory cell group of energy module；
Interrupt flag bit output module, the interruption for writing the memory cell group according to the interrupt flag bit writing module Zone bit information, generation interrupt event treatment request, and interrupt event treatment request is sent to processor, in order to The processor is asked according to interrupt event treatment, obtains the mark that the interrupt event asks corresponding functional module, Mark generation interrupt event process instruction according to the functional module, the interrupt event process instruction includes the function mould The mark of block；
Interrupt flag bit reads module, for receiving the interrupt event process instruction that the processor sends, according to described The mark of the functional module that interrupt event process instruction includes, in the corresponding memory cell group storage of the acquisition functional module Disconnected zone bit information, and the interrupt flag bit information is sent to processor；So as to the processor from the interrupt identification Determine that the functional module has the interrupt source of interrupt event in the information of position, and process the interrupt event of the interrupt source, at place After reason is completed, generation interrupt flag bit resets and indicates；
Interrupt identification bit clear module, for receiving the interrupt identification bit clear configured information that the processor sends, institute State interrupt identification bit clear to indicate to include the mark of interrupt source, according to the mark of the interrupt source, remove the interrupt source correspondence Effective information.
2. interrupt processing device according to claim 1, it is characterised in that
Described piece of random access memory includes first interface and second interface, and the first interface is used to write any one function mould The interrupt flag bit information of block, the second interface is used to read the interrupt flag bit information of any one functional module.
3. interrupt processing device according to claim 1 and 2, it is characterised in that
The interrupt flag bit writing module includes the first write data unit, and the first write address unit and first writes enabling unit；
The first write address unit is used for the mark according to any one interrupt source, the function mould where obtaining the interrupt source The storage address of the corresponding memory cell group of block；
First write data unit is used to obtain the interrupt flag bit information of the functional module；
Described first write enabling unit for generate first write enable instruction, described first write enable instruction be used for indicate described piece Random access memory according to the storage address of the corresponding memory cell group of the functional module, by the interrupt identification of the functional module Position information is written in the corresponding memory cell group of the functional module.
4. interrupt processing device according to claim 2, it is characterised in that
The interrupt flag bit output module includes the first detection unit, generation unit and transmitting element；
First detection unit is used to detect that the interrupt flag bit information of the functional module that the first interface writes to be It is no to indicate the functional module to there is interrupt event；
The generation unit is used to indicate the function mould when first detection unit detects the interrupt flag bit information When there is interrupt event in block, generation interrupt event treatment request；
The transmitting element is used to for interrupt event treatment request to be sent to processor, in order to the processor according to institute Interrupt event treatment request is stated, the mark that the interrupt event asks corresponding functional module is obtained.
5. interrupt processing device according to claim 4, it is characterised in that
Described piece of random access memory also includes m mask bit storage group, each described mask bit storage group correspondence One function mould Block, the mask bit storage group includes described for storing the mask bit information of corresponding functional module, the mask bit information The mask bit of all interrupt sources that functional module includes, when the mask bit of any one interrupt source in the functional module has During effect, represent that the interrupt event of the interrupt source does not deal with；
First detection unit is additionally operable to work as and detects the interrupt flag bit information instruction functional module in the presence of interruption During event, detect whether the mask bit of the corresponding interrupt source of the interrupt event is effective；
The generation unit when the interrupt flag bit information specifically for indicating the functional module to there is interrupt event, and institute State the corresponding interrupt source of interrupt event mask bit it is invalid when, generation interrupt event treatment request.
6. the interrupt processing device according to claim 1,2,4 or 5 any one claims, it is characterised in that
The interrupt flag bit reads module to be included：Read address location and reading data unit；
The address location of reading obtains the corresponding memory cell group of the functional module for the mark according to the functional module Storage address；
The reading data unit is used for according to the storage address, obtains the functional module of storage in the storage address Interrupt flag bit information.
7. interrupt processing device according to claim 6, it is characterised in that
The interrupt identification bit clear module includes that the second write data unit, the second write address unit and second write enabling unit；
The second write address unit is used for the mark of the interrupt source included according to interrupt identification bit clear instruction, obtains The storage address of the corresponding memory cell group of functional module where taking the interrupt source；
Second write data unit is used to be indicated according to the interrupt identification bit clear, during the acquisition functional module includes The new interrupt flag bit information in disconnected source；
Described second writes enabling unit, for second write enable instruction, described second write enable instruction for indicate described piece with Machine memory is according to the storage address of the corresponding memory cell group of the functional module, the interrupt source that the functional module is included New interrupt flag bit information Store in the corresponding memory cell group of the functional module.
8. interrupt processing device according to claim 7, it is characterised in that
The interrupt identification bit clear module also includes the second detection unit；
Second detection unit is used to detect the function where the interrupt source of presently described second write address unit acquisition The storage address of the corresponding memory cell group of module is corresponding with the functional module that current first write address unit is obtained to deposit Whether the storage address of storage unit group is consistent；
If the storage address that the storage address that presently described second write address unit is obtained is obtained with the first write address unit When consistent, the mark hair of the interrupt source that the interrupt identification bit clear is indicated to include by the interrupt identification bit clear module The interrupt flag bit writing module is given, is obtained according to the mark of the interrupt source in order to the interrupt flag bit writing module Take the interrupt flag bit information of the functional module.
9. a kind of interruption processing method, is applied to interrupt processing device, it is characterised in that for the m interruption of functional module Source is processed, and m is more than or equal to 2, and the functional module includes at least one interrupt source；The interruption processing method includes：
The interrupting information that the first interrupt source that receiving the first functional module includes sends, the interrupting information includes described first The mark of interrupt source；
According to the mark of first interrupt source, the first interrupt flag bit of the interrupt source that first functional module includes is obtained Information, the corresponding information of the first interrupt source described in the first interrupt flag bit information represents that interruption is effective；
The corresponding memory cell group of the first functional module described in block random access memory writes the first interrupt flag bit letter Breath, wherein, described piece of random access memory comprises at least m memory cell group, and each memory cell group is used to store One function First interrupt flag bit information of the interrupt source that module includes；
The first interrupt flag bit information in described piece of random access memory is write indicates first functional module to exist During interrupt event, generation interrupt event treatment request；
Interrupt event treatment request is sent to processor, please according to interrupt event treatment in order to the processor The mark for obtaining corresponding first functional module of the interrupt event treatment request is sought, according to the mark of first functional module Generation interrupt event process instruction, the interrupt event process instruction includes the mark of first functional module；
Receive the interrupt event process instruction that the processor sends；
The mark of first functional module included according to the interrupt event process instruction, obtains first functional module First interrupt flag bit information of corresponding memory cell group storage；
The first interrupt flag bit information is sent to the processor, so that the processor interrupts mark according to described first Will position information, determines that first functional module has first interrupt source of interrupt event, and processes first interruption The interrupt event in source, after processing is complete, generation interrupt flag bit resets and indicates；
Receive the interrupt identification bit clear configured information that the processor sends, the interrupt identification bit clear configured information Mark including first interrupt source；
According to the interrupt identification bit clear configured information, described piece of first interrupt identification of random access memory storage is removed The first interrupt source is corresponding in the information of position interrupts effective information.
10. interruption processing method according to claim 9, it is characterised in that the mark according to first interrupt source Know, the first interrupt flag bit information for obtaining the interrupt source that first functional module includes includes：
According to the mark of first interrupt source, acquisition first functional module is corresponding in described piece of random access memory to deposit The storage address of storage unit group；
According to the storage address, the second currently stored interruption in the corresponding memory cell group of acquisition first functional module Zone bit information；
According to the second interrupt flag bit information and the mark of first interrupt source, the first interrupt flag bit letter is obtained Breath.
11. interruption processing methods according to claim 10, it is characterised in that described described in block random access memory The corresponding memory cell group of one functional module writes the first interrupt flag bit information to be included：
According to the storage address of the corresponding memory cell group of first functional module, the first work(described in block random access memory Can module corresponding memory cell group write-in the first interrupt flag bit information.
12. interruption processing method according to claim 10 or 11, it is characterised in that it is described according to the interrupt event at The mark of first functional module that reason instruction includes, obtains the corresponding memory cell group storage of first functional module First interrupt flag bit information includes：
According to the mark of first functional module, first functional module is obtained corresponding in described piece of random access memory The storage address of memory cell group；
According to the storage address, the first currently stored interruption in the corresponding memory cell group of acquisition first functional module Zone bit information.
13. interruption processing method according to claim 9 to 11 any one claim, it is characterised in that described According to the interrupt identification bit clear configured information, described piece of the first interrupt flag bit information of random access memory storage is removed In the first interrupt source is corresponding interrupts effective information and include：
According to the mark of first interrupt source, acquisition first functional module is corresponding in described piece of random access memory to deposit The storage address of storage unit group；
According to the storage address, the first currently stored interruption in the corresponding memory cell group of acquisition first functional module Zone bit information；
According to the first interrupt flag bit information and the mark of first interrupt source, the 3rd interrupt flag bit information is obtained, The corresponding information of first interrupt source described in the 3rd interrupt flag bit information represents that interruption is invalid；
According to the storage address, the 3rd interrupt flag bit information is write described first in described piece of random access memory The corresponding memory cell group of functional module.
CN201410323056.0A 2014-07-08 2014-07-08 Interrupt processing device and method Active CN104111870B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410323056.0A CN104111870B (en) 2014-07-08 2014-07-08 Interrupt processing device and method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410323056.0A CN104111870B (en) 2014-07-08 2014-07-08 Interrupt processing device and method

Publications (2)

Publication Number Publication Date
CN104111870A CN104111870A (en) 2014-10-22
CN104111870B true CN104111870B (en) 2017-05-24

Family

ID=51708669

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410323056.0A Active CN104111870B (en) 2014-07-08 2014-07-08 Interrupt processing device and method

Country Status (1)

Country Link
CN (1) CN104111870B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110851259A (en) * 2019-11-12 2020-02-28 上海燧原智能科技有限公司 Interrupt control method, interrupt controller, computer device and storage medium

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20170032502A (en) * 2015-09-14 2017-03-23 삼성전자주식회사 Storage device and interrupt generation method thereof
CN105677474A (en) * 2016-04-06 2016-06-15 福建星网智慧科技股份有限公司 Interruption polymerization device and method based on FPGA
CN108073545A (en) * 2016-11-17 2018-05-25 联芯科技有限公司 A kind of multiprocessor communication device and method
TWI687868B (en) * 2018-02-12 2020-03-11 緯創資通股份有限公司 Computer system and handling method thereof for interrupt event
CN111796920B (en) * 2020-06-30 2023-12-15 西安微电子技术研究所 Space interrupt source expansion control method, system, equipment and storage medium
CN112130904B (en) * 2020-09-22 2024-04-30 黑芝麻智能科技(上海)有限公司 Processing system, inter-processor communication method, and shared resource management method
CN112130982A (en) * 2020-10-22 2020-12-25 哲库科技(北京)有限公司 Interrupt control device, method and system
CN113282397B (en) * 2021-06-25 2022-08-30 厦门紫光展锐科技有限公司 Interrupt processing method and equipment for peripheral
CN118113446A (en) * 2024-04-30 2024-05-31 浪潮电子信息产业股份有限公司 Interrupt processing method, apparatus and device, storage medium and computer program product

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5530875A (en) * 1993-04-29 1996-06-25 Fujitsu Limited Grouping of interrupt sources for efficiency on the fly
CN1367432A (en) * 2001-01-23 2002-09-04 英业达股份有限公司 Method for preventing processes between all processors in multiprocessor computer from producing collision
CN102495816A (en) * 2011-11-16 2012-06-13 武汉日电光通信工业有限公司 Quick interrupt graded processing device and method

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7487503B2 (en) * 2004-08-12 2009-02-03 International Business Machines Corporation Scheduling threads in a multiprocessor computer

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5530875A (en) * 1993-04-29 1996-06-25 Fujitsu Limited Grouping of interrupt sources for efficiency on the fly
CN1367432A (en) * 2001-01-23 2002-09-04 英业达股份有限公司 Method for preventing processes between all processors in multiprocessor computer from producing collision
CN102495816A (en) * 2011-11-16 2012-06-13 武汉日电光通信工业有限公司 Quick interrupt graded processing device and method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110851259A (en) * 2019-11-12 2020-02-28 上海燧原智能科技有限公司 Interrupt control method, interrupt controller, computer device and storage medium

Also Published As

Publication number Publication date
CN104111870A (en) 2014-10-22

Similar Documents

Publication Publication Date Title
CN104111870B (en) Interrupt processing device and method
US7934025B2 (en) Content terminated DMA
CN106919494B (en) Method and device for realizing android application log
CN108255620A (en) A kind of business logic processing method, apparatus, service server and system
CN110362274A (en) A kind of NVMe controller, networked storage devices and system
CN106815089A (en) Malfunction elimination method and device based on daily record
CN108470008B (en) Serial port data read-write method and device, computer equipment and storage medium
CN101866277B (en) Data reordering method and device
CN103150273A (en) Bit-level memory controller and method thereof
CN106776018A (en) Host node for distributed system and method for parallel processing and equipment from node
CN103729166A (en) Method, device and system for determining thread relation of program
CN107967118A (en) A kind of method and apparatus realized hard disc data high speed dump and checked
CN104407806B (en) The amending method and device of RAID group hard disc information
CN103365792A (en) Information processing apparatus, and method of controlling information processing apparatus
CN101634939B (en) Fast addressing device and method thereof
CN105045542B (en) A kind of method and device for realizing snapshot management
CN102467444A (en) Simulation debugging system for special function register
CN105677474A (en) Interruption polymerization device and method based on FPGA
CN104679687B (en) A kind of method and device for identifying interrupt source
CN109522162A (en) A kind of data back up method, system, equipment and computer readable storage medium
CN109144742A (en) The method of information and the system of processing queue are exchanged by queue
CN109726181B (en) Data processing method and data processing device
CN104243197B (en) Data transmission method, system and virtual memory gateway
CN103412828B (en) The method and apparatus that a kind of data process
CN107590088B (en) A kind of processing method, system and the relevant apparatus of DMA read operations

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CP03 Change of name, title or address
CP03 Change of name, title or address

Address after: Cangshan District of Fuzhou City, Fujian province 350002 Jinshan Road No. 618 juyuanzhou Industrial Park, 19 floor

Patentee after: RUIJIE NETWORKS Co.,Ltd.

Address before: 350002 building 19, juyuanzhou Industrial Park, 618 Jinshan Avenue, Cangshan District, Fuzhou City, Fujian Province

Patentee before: Beijing Star-Net Ruijie Networks Co.,Ltd.