CN104105046A - Detection circuit - Google Patents

Detection circuit Download PDF

Info

Publication number
CN104105046A
CN104105046A CN201310120676.XA CN201310120676A CN104105046A CN 104105046 A CN104105046 A CN 104105046A CN 201310120676 A CN201310120676 A CN 201310120676A CN 104105046 A CN104105046 A CN 104105046A
Authority
CN
China
Prior art keywords
pin
plug
coupled
microphone
potential drop
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201310120676.XA
Other languages
Chinese (zh)
Other versions
CN104105046B (en
Inventor
杜博仁
张子军
张嘉仁
游明春
戴魁廷
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Acer Inc
Original Assignee
Acer Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Acer Inc filed Critical Acer Inc
Priority to CN201310120676.XA priority Critical patent/CN104105046B/en
Publication of CN104105046A publication Critical patent/CN104105046A/en
Application granted granted Critical
Publication of CN104105046B publication Critical patent/CN104105046B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Headphones And Earphones (AREA)
  • Circuit For Audible Band Transducer (AREA)

Abstract

Disclosed is a detection circuit which includes first and second pins, a division voltage detection circuit, a processing unit, a microphone switcher and a codec. The first and second pins are used for connecting at least one signal transmission area of a plug of an earphone. The division voltage detection circuit is used for generating first and second division voltages according to the signal transmission areas connected with the first and second pins. The processing unit generates switching control signals according to the first and second division voltages so as to control the microphone switcher. When the processing unit detects that the first and second pins are connected with a microphone area and a grounding area of the plug respectively, the first and second pins are connected to an output node of the microphone and the ground respectively. When the processing unit detects that the first and second pins are connected with the grounding area and the microphone area respectively, the first and second pins are connected to the ground and the output node of the microphone respectively. Through adoption of the detection circuit, the type of an earphone inserted into an earphone jack can be judged.

Description

Testing circuit
Technical field
The present invention relates to a kind of electronic installation, relate in particular to a kind of electronic installation of the function with automatic Test earphone plug.
Background technology
Electronic installation now is often equipped with earphone jack, particularly portable electric device, to use earphone to play music, recording, call etc.Due to earphone in conjunction with microphone luxuriant be trend, therefore electronic installation needs by received headset plug, to determine whether general earphone, or in conjunction with the earphone of microphone.But the plug of microphone earphone has two kinds of patterns, electronic installation now can only judge the difference of a kind of and general earphone in these two kinds of microphone earphone conventionally.If user holds the microphone earphone of having plenty of another kind of plug pattern, now electronic installation just cannot be judged.
In view of this, need a kind of new scheme, to address the above problem.
Summary of the invention
The problem existing for prior art, the invention provides a kind of testing circuit, in order to the plug of Test earphone, comprises the first pin and the second pin, voltage-dividing detection circuit, processing unit, microphone switch and codec.The first pin is connected at least one signal conducting region of this plug with the second pin.The signal conducting region that voltage-dividing detection circuit is connected with the second pin according to the first pin, produces the first dividing potential drop and the second dividing potential drop.Processing unit, according to the first dividing potential drop and the second dividing potential drop, judges the signal conducting region that the first pin is connected with the second pin, and produces switch-over control signal.Microphone switch is according to switch-over control signal, when processing unit judges that the first pin and the second pin are respectively when the microphone area of attachment plug and access area, the first pin is connected to microphone output node, and the second pin is coupled to ground connection, and when processing unit judges that the first pin and the second pin are respectively when the access area of attachment plug and microphone area, the first pin is connected to this ground connection, and the second pin is coupled to microphone output node.Codec is coupled to microphone output node.
The testing circuit that provides of the application is provided, can judges the type of the earphone inserting in the jack of earphone.
Brief description of the drawings
Fig. 1 is the headset plug of three types and the schematic diagram of electronic installation;
Fig. 2 is the circuit diagram of testing circuit provided by the present invention;
Fig. 3 is the potential change figure of different pin provided by the present invention corresponding to sequential to Fig. 5;
Fig. 6 figure is the form of judgement headset plug type provided by the present invention;
Fig. 7 is the operational flowchart of testing circuit provided by the present invention;
Fig. 8 is the circuit diagram of another testing circuit provided by the present invention;
Fig. 9 is the potential change figure of different pin provided by the present invention corresponding to sequential to Figure 11;
Figure 12 is the operational flowchart of another testing circuit provided by the present invention.
[main element description of reference numerals]
100~electronic installation
102~jack
122,132,142,208~plug
124,135~microphone area
125,134,144~access area
126,136,145~right audio signal district
127,137,146~left audio signal district
The microphone earphone of 128~first kind
129,139,149~connecting line
The microphone earphone of 138~Second Type
148~general earphone
200~testing circuit
202~processing unit
204~codec
206~microphone switch
211~the first pins
212~the second pins
The 213~three pin
The 214~four pin
The 215~five pin
222,224,226~electric capacity
230~voltage-dividing detection circuit
231-237~resistance
MIC~microphone voltage source
N1~the first dividing potential drop node
N2~the second dividing potential drop node
N3~microphone output node
N4~three dividing potential drop node
VDD~voltage source
Embodiment
Device and the using method of various embodiments of the invention will be discussed in detail below.But it should be noted that many feasible inventive concepts provided by the present invention may be implemented in various particular ranges.These specific embodiments are only for illustrating device of the present invention and using method, but non-for limiting scope of the present invention.
Fig. 1 is the electronic installation that can receive three kinds of dissimilar plugs.As shown in the figure, electronic installation 100 comprises jack 102 and testing circuit 200, and jack 102 can be received the plug 122 of the microphone earphone 128 of the first kind, the plug 132 of microphone earphone 138 and the plug 142 of general earphone 148 of Second Type.The microphone earphone 128 of the first kind is connected to plug 122 via connecting line 129, and the microphone earphone 128 of the first kind at least comprises earphone and the microphone of left and right two sound channels.Plug 122 comprises along four signal conducting regions of single pin length predetermined order configuration, start to be sequentially microphone area 124, access area 125, right audio signal district 126 and left audio signal district 127 from plug bottom, wherein a left side and right audio signal district can exchange mutually.
The microphone earphone 138 of Second Type is connected to plug 132 via connecting line 139, and the microphone earphone 138 of Second Type at least comprises earphone and the microphone of left and right two sound channels.The microphone earphone 128 that is noted that the first kind is plug 122 and 132 with the main difference of the microphone earphone 138 of Second Type.As shown in Figure 1, plug 132 comprises along four signal conducting regions of single pin length predetermined order configuration, start to be sequentially access area 134, microphone area 135, right audio signal district 136 and left audio signal district 137 from plug bottom, wherein audio signal district in left and right can exchange mutually.
General earphone 148 is connected to plug 142 via connecting line 149, and general earphone 148 at least comprises the earphone of left and right two sound channels.Plug 142 comprises three signal conducting regions that configure along single pin length predetermined order, starts to be sequentially access area 144, right audio signal district 145 and left audio signal district 146 from plug bottom, and wherein audio signal district in left and right is interchangeable.In other words, general earphone 148 does not comprise microphone area.
Fig. 2 is the circuit diagram of an embodiment of testing circuit in the present invention.Testing circuit 200 comprises processing unit 202, codec 204, microphone switch 206, voltage-dividing detection circuit 230, first to fourth pin 211~214, resistance 231~237 and electric capacity 222,224 and 226.The first pin 211, the second pin 212, the 3rd pin 213 and the 4th pin 214 are in order to be electrically connected to the plug 208 being contained to a jack (not shown).The first pin 211 to the 4th pin 214 can certain order configure, to guarantee to be electrically connected to the each region on plug.For instance, if plug 208 is the plug 122 of the microphone earphone 128 of the first kind in Fig. 1, microphone area 124 contacts to the first pin 211, access area 125 contacts to the second pin 212, right audio signal district 126 contacts to the 3rd pin 213, and left audio signal district 127 contacts to the 4th pin 214.If plug 208 is the plug 132 of the microphone earphone 138 of the Second Type in Fig. 1, access area 132 contacts to the first pin 211, microphone area 135 contacts to the second pin 212, and right audio signal district 136 contacts to the 3rd pin 213, and left audio signal district 137 contacts to the 4th pin 214.If plug 208 is the plug 142 of the general earphone 148 in Fig. 1, access area 144 contacts to the first pin 211 and the second pin 212, and right audio signal district 145 contacts to the 3rd pin 213, and left audio signal district 146 contacts to the 4th pin 214.
Voltage-dividing detection circuit 230 comprises resistance 231~234.Resistance 231 has a first end and is coupled to voltage source V DD, and one second end be coupled to one first dividing potential drop node N1, wherein the voltage on the first dividing potential drop node N1 is the first dividing potential drop, be coupled to the first dividing potential drop node N1 and resistance 232 has a first end, and one second end is coupled to the first pin 211.Resistance 233 has a first end and is coupled to voltage source V DD, and one second end be coupled to one second dividing potential drop node N2, wherein the voltage on the second dividing potential drop node N2 is the second dividing potential drop, be coupled to the second dividing potential drop node N2 and resistance 234 has a first end, and one second end is coupled to the second pin 212.Processing unit 202 is in order to according to first, second voltage on the first dividing potential drop node N1 and the second dividing potential drop node N2, judge that plug 208 that jack connects is any in microphone earphone 138 and the general earphone 148 of microphone earphone 128, Second Type of the first kind, and export a switch-over control signal according to judged result.
Microphone switch 206 be coupled to first, second pin 211 and 212 and codec 204 between.Microphone switch 206 has a first input end and is coupled to the first pin 211, one second input and is coupled to that the second pin 212, one first output are coupled to microphone output node N3, one second output is coupled to ground connection, and a control end couples the switch-over control signal that processing unit 202 is exported.Microphone switch 206 is in order to according to switch-over control signal, and the corresponding pin that the microphone area of plug 208 is connected is coupled to microphone output node N3, and the corresponding pin that the access area of plug 208 is connected is coupled to ground connection.For example, when the plug 208 connecting when jack belongs to the microphone earphone 128 of the first kind, switch-over control signal can be controlled microphone switch 206 the first pin 211 is connected to microphone output node N3, and the second pin 212 is connected to ground connection.When the plug 208 connecting when jack belongs to the microphone earphone 138 of Second Type, switch-over control signal can be controlled microphone switch 206 the second pin 212 is connected to microphone output node N3, and the first pin 212 is connected to ground connection.When the plug 208 connecting when jack belongs to general earphone 148, switch-over control signal can be controlled microphone switch 206 first, second pin 211 and 212 is connected to respectively to microphone output node N3 and ground connection, or first, second pin 211 and 212 is connected to respectively to ground connection and microphone output node N3.In addition, at ordinary times, when accommodating earphone plug (be jack not yet) can be set to default (Normal Open) or default close (the Normal Close) of opening to microphone switch 206.In an embodiment of the present invention, when microphone switch 206 is set to default unlatching, can interrupt the electric connection of this microphone output node N3 and the first pin 211, the second pin 212, and the first pin 211 and the second pin 212 can be electrically connected to ground connection.
In addition, microphone output node N3 is also coupled to a microphone voltage source MIC by resistance 235.Codec 204 have a first input end by electric capacity 222 be coupled to microphone output node N3, one second input is coupled to the 3rd pin 213 by electric capacity 224, and one the 3rd input is coupled to the 4th pin 214 by electric capacity 226.Codec 204 is in order to can provide to the simulated audio signal of plug 208 and/or will be converted to the digital audio and video signals that can provide to processing unit 202 from the simulated audio signal of plug 208 being converted to from the digital audio and video signals of processing unit 202, but is not limited to this.
In addition, testing circuit 200 also comprises one the 5th pin 215, in order to be contained when plug 208 among this jack time, connect the first pin 211 to one in the 4th pin 214,202 of processing units are according to the voltage transition on the 5th pin 215, judge plug 208 be contained to this jack or plug 208 by removing in jack.
When Fig. 3 is the plug of microphone earphone of the storage first kind, different pins are corresponding to the potential change figure of sequential.Because microphone switch 206 is set to default unlatching, meaning is that first, second pin can't be electrically connected to microphone output node N3 or ground connection.Therefore, in the time that first to fourth pin is not connected with microphone earphone 128, the first pin 211 and the second pin 212 can be connected to voltage source V DD by voltage-dividing detection circuit 230, are all high level (HIGH) therefore processing unit 202 detects first, second dividing potential drop.Now, the 5th pin 215 is because being not yet connected to the second pin 212 in high level.Therefore, in Fig. 3, the first pin 211, the second pin 212 and the 5th pin 215 before time T 1 all in high level.
In the time receiving the plug (that is time T 1) of microphone earphone 128 of the first kind, because four regions on this plug are sequentially microphone area, access area, right audio signal district and left audio signal district, make the first pin 211 in high level, the second pin 212 is in ground connection, and wherein ground connection belongs to low level (LOW).Now, processing unit 202 sees through first, second dividing potential drop of the first dividing potential drop node N1 and the second dividing potential drop node N2, detect that respectively the first pin 211 and the second pin 212 are respectively in high level and low level, thereby control microphone switch 206 the first pin 211 is connected to microphone area, the second pin 212 is connected to access area.In addition, the 5th pin 215 is because be connected to the second pin 212 by this plug, therefore also in low level.Now processing unit 202 settings, when the 5th pin 215 changes high level into, just represent that this plug is by removing in jack.In the time extracting the plug (that is time T 2) of microphone earphone 128 of the first kind, the 5th pin 215 can change high level into, testing circuit 200 thereby judge that plug is pulled out.Now, processing unit 202 can be reset to microphone switch 206 default unlatching, makes the second pin 212 and the first pin 211 again in high level.As shown in Figure 3, the 5th pin, the second pin 212, sequentially come back to high level with the first pin 211.
When Fig. 4 is the plug of microphone earphone 138 of storage Second Type, different pins are corresponding to the potential change figure of sequential.Similarly, in the time that first to fourth pin 211~214 is not connected with microphone earphone 138, processing unit 202 detects that first, second dividing potential drop is all high level (HIGH).In the time receiving the plug (that is time T 1) of microphone earphone 138 of Second Type, because four regions on this plug are sequentially access area, microphone area, right audio signal district and left audio signal district, make the first pin 211 in low level, the second pin 212 is in high level.Now, first, second dividing potential drop that processing unit 202 sees through on the first dividing potential drop node N1 and the second dividing potential drop node N2, detect that respectively the first pin 211 and the second pin 212 are respectively low level and high level, thereby control microphone switch 206 the first pin 211 is connected to access area, the second pin 212 is connected to microphone area.In addition, the 5th pin 215 is because connect the second pin 212 by this plug, therefore also in high level.Now processing unit 202 settings, when the 5th pin 215 changes low level into, just represent that this plug 208 is by removing in jack.In the time extracting the plug (being time T2) of microphone earphone 138 of Second Type, the 5th pin 215 can change low level into, testing circuit 200 thereby judge that plug is pulled out.Then, microphone switch 206 is reset to default unlatching by processing unit 202, makes the first pin 211 and the second pin 212 come back to high level.As shown in Figure 4, the 5th pin 215 is got back to low level, and the second pin 212 and the first pin 211 sequentially come back to high level.
When Fig. 5 is the plug of the general earphone 148 of storage, different pins are corresponding to the potential change figure of sequential.Similarly, in the time that first to fourth pin is not connected with microphone earphone 138, processing unit 202 detects that first, second dividing potential drop is all high level.In the time receiving the plug (that is time T 1) of general earphone 148, because four regions on this plug are sequentially access area, right audio signal district and left audio signal district, make the first pin 211 and the second pin 212 all in low level.Now, processing unit 202 sees through the first dividing potential drop node N1 and the second dividing potential drop node N2, detects that the first pin 211 and the second pin 212 are all low level, thereby controls microphone switch 206, make the first pin 211 be connected to microphone area, the second pin 212 is connected to access area.In addition, the 5th pin 215 is because connect the second pin 212, therefore also in low level.Now processing unit 202 is set in the time that the 5th pin 215 changes high level into, just represents that plug is by removing in jack.In the time extracting the plug of general earphone 148 (that is time T 2), the 5th pin 215 can change high level into, testing circuit 200 thereby judge that plug is pulled out.Then microphone switch 206 is reset to default unlatching by processing unit 202, and the first pin 211 and the second pin 212 come back to high level.As shown in Figure 5, the 5th pin 215, the first pin 211, come back to high level with the second pin 212.
Therefore, in the present embodiment, testing circuit 200 can be summarized as the form of Fig. 6 for the judgement of headset plug type.Because microphone switch 206 is set as default unlatching, therefore in the time that jack is not yet received plug, the first pin 211 and the second pin 212 are all preset as high level.When storage be the plug of microphone earphone 128 of the first kind time, the first pin 211 is high level, the second 212 of pins change low level into; When storage be the plug of microphone earphone 138 of Second Type time, the second pin 212 is high level, the first 211 of pins change low level into; And when storage be the plug of general earphone 148 time, the first pin 211 and the second pin 212 are all low level.In sum, be low level if the first pin 211 and the second pin 212 only have the current potential of one, can judge and hold a headset plug, and this earphone is a microphone earphone; If the first pin 211 and the second pin 212 are all low level, can judge and hold a headset plug, and this earphone are general earphone.
Fig. 7 is the operational flowchart of testing circuit provided by the present invention.In the present embodiment, the 5th pin 215 is electrically connected to the second pin 212 when to be contained to jack when plug, and microphone switch 206 is set to default unlatching.In step S700, processing unit 202 sees through voltage-dividing detection circuit 230 and judges the second pin 212 is in which kind of current potential, if in low level (LOW) flow process proceed to step S702; If in high level (HIGH) flow process proceed to step S708.At the second pin 212 during in low level, because the 5th pin 215 is electrically connected to the second pin 212 by plug, therefore the 5th pin 215 also in low level, and processing unit 202 sees through the 5th pin 215 and the plug of accommodating earphone detected.In step S702, microphone switch 206 is received the switch-over control signal that processing unit 202 is sent, and makes the first pin 211 be connected to microphone area, and the second pin 212 is connected to access area.Then,, at step S704, processing unit 202 is set in the time that the 5th pin 215 changes high level into, just represents that plug is by removing in jack.In step S706, processing unit 202 judges the 5th pin 215 is in which kind of current potential, if still get back to step S706 in low level, represents that headset plug is not pulled out, and electronic installation 100 still continues to use earphone; If represent that in high level processing unit 202 detects that headset plug is pulled out, flow process proceeds to step S716.In step S716, processing unit 202 is controlled microphone switch 206, makes the first pin 211 and the second pin 212 return to high level, and meaning is that microphone switch 206 is reset to default unlatching.
In step S708, processing unit 202 sees through voltage-dividing detection circuit 230 and judges the first pin 211 is in which kind of current potential.If the first pin 211, in high level, is got back to step S700, that is not yet receive any plug and return to preset potential; If the first pin 211 in low level, represents to have received a headset plug, flow process proceeds to step S710.In step S710, microphone switch 206 is received the switch-over control signal that processing unit 202 is sent, and makes the first pin 211 be connected to access area, and the second pin 212 is connected to microphone area.Then,, at step S712, processing unit 202 is set in the time that the 5th pin 215 changes low level into, just represents that plug is by removing in jack.In step S714, processing unit 202 judges the 5th pin is in which kind of current potential, if still get back to step S714 in high level, represents that headset plug is not pulled out, and electronic installation 100 still continues to use earphone; If represent that in low level headset plug is pulled out, flow process proceeds to step S716.At step S716, microphone switch 206 is received the switch-over control signal that processing unit 202 is sent, and makes the first pin 211 and the second pin 212 return to high level.
Fig. 8 is the circuit diagram of another embodiment of testing circuit 200.This implement with difference embodiment illustrated in fig. 2 be in, among voltage-dividing detection circuit 230, except resistance 231~234, also comprise resistance 238 and 239.Resistance 238 has a first end and is coupled to voltage source V DD, and one second end is coupled to the 3rd dividing potential drop on one the 3rd dividing potential drop node N4, be coupled to the 3rd dividing potential drop node N4, and one second end is coupled to the 5th pin 215 and resistance 239 has a first end.Another difference is, in this embodiment, processing unit 202 is electrically coupled to the 3rd dividing potential drop node N4, and the 5th pin 215 is used to be electrically connected to when plug is contained to jack the 4th pin 214.In addition, the function of microphone switch 206, codec 204, processing unit 202 and four pins is still identical with last embodiment with function mode.
Fig. 9 different pins that are embodiment in Fig. 8 in the time of the plug of the microphone earphone 128 of the storage first kind are corresponding to the potential change figure of sequential.Because microphone switch 206 is set to default unlatching, therefore in the time that first to fourth pin is not connected with microphone earphone 128, the first pin 211 and the second pin 212 can be connected to voltage source V DD by voltage-dividing detection circuit 230, are all high level therefore processing unit 202 detects first, second dividing potential drop.Therefore, in Fig. 9, the first pin 211, the second pin 212, with the 5th pin 215 before time T 1 all in high level.
In the time of the plug of microphone earphone 128 of the storage first kind (that is T1) in Fig. 9, because four regions on this plug are sequentially microphone area, access area, right audio signal district and left audio signal district, make the first pin 211 in high level, the second pin 212 is in low level.Now processing unit 202 sees through the 3rd dividing potential drop of the 3rd dividing potential drop node N4, detect the 5th pin 215 due to be coupled to plug 208 left/right audio signal district and in low level, thereby control microphone switch 206 the first pin 211 is connected to microphone area, the second pin 212 is connected to access area.In the time extracting the plug (that is T2) in Fig. 9 of microphone earphone 128 of the first kind, the 5th pin 215 can change high level into, testing circuit 200 thereby judge that plug is pulled out.Then microphone switch 206 is reset to default unlatching by processing unit 202, and the second pin 212 and the first pin 211 come back to high level.As shown in Figure 9, the 5th pin 215, the second pin 212, sequentially come back to high level with the first pin 211.
When Figure 10 is the plug of microphone earphone 138 of storage Second Type, different pins are corresponding to the potential change figure of sequential.As Fig. 9, the first pin 121, the second pin 122, with the 5th pin 215 before time T 1 all in high level.In the time receiving the plug (also time T 1) of microphone earphone 138 of Second Type, because four regions on this plug are sequentially access area, microphone area, right audio signal district and left audio signal district, make the first pin 211 in low level, the second pin 212 is in high level; Now, processing unit 202 sees through the 3rd dividing potential drop of the 3rd dividing potential drop node N4, detect the 5th pin 215 due to be coupled to plug 208 left/right audio signal district and in low level, thereby control microphone switch 206, make the first pin 211 be connected to access area, the second pin 212 is connected to microphone area.In the time extracting the plug of microphone earphone 138 of Second Type (that is T2) in Figure 10, the 5th pin 215 changes high level into, testing circuit 200 thereby judge that plug is pulled out.Then microphone switch 206 is reset to default unlatching by processing unit 202, and the first pin 211 and the second pin 212 come back to high level.
When Figure 11 is the plug of the general earphone 148 of storage, different pins are corresponding to the potential change figure of sequential.As Fig. 9, the first pin 211, the second pin 212, with the 5th pin 215 before time T 1 all in high level.In the time receiving the plug (that is time T 1) of general earphone 148, because four regions on this plug are sequentially access area, right audio signal district and left audio signal district, make the first pin 211 and the second pin 212 all in low level; Now processing unit 202 sees through the 3rd dividing potential drop of the 3rd dividing potential drop node N4, detect the 5th pin 215 due to be coupled to plug 208 left/right audio signal district and in low level, thereby control microphone switch 206, make the first pin 211 be connected to microphone area, the second pin 212 is connected to access area.In the time extracting the plug of general earphone 148 (that is time T 2), the 5th pin 215 can change high level into, testing circuit 200 thereby judge that plug is pulled out.Then microphone switch 206 is reset to default unlatching by processing unit 202, makes the first pin 211 and the second pin 212 come back to high level.As shown in figure 11, the 5th pin 215, the first pin 211, come back to high level with the second pin 212.
Figure 12 is the operational flowchart of another testing circuit provided by the present invention.In the present embodiment, the 5th pin 215 is electrically connected to the 4th pin 214 when to be contained to jack when plug, and microphone switch 206 is set to default unlatching.In step S1200, processing unit 202 sees through voltage-dividing detection circuit 230 and judges the second pin 212 is in which kind of current potential, if in low level (LOW) flow process proceed to step S1202; If in high level (HIGH) flow process proceed to step S1208.At step S1202, microphone switch 206 is received the switch-over control signal that processing unit 202 is sent, and makes the first pin 211 be connected to microphone area, and the second pin 212 is connected to access area, then proceeds to step S1206.In step S1206, processing unit 202 judges the 5th pin 215 is in which kind of current potential, if still get back to step S1206 in low level, represents that headset plug is not pulled out, and electronic installation 100 still continues to use earphone; If represent that in high level processing unit 202 detects that headset plug is pulled out, flow process proceeds to step S1216.In step S1216, processing unit 202 is controlled microphone switch 206, makes the first pin 211 and the second pin 212 return to high level, and meaning is that microphone switch 206 is reset to default unlatching.
In step S1208, processing unit 202 sees through voltage-dividing detection circuit 230 and judges the first pin 211 is in which kind of current potential.If the first pin 211, in high level, is got back to step S1200, that is not yet receive any plug and return to preset potential; If the first pin 211 in low level, represents to have received a headset plug, flow process proceeds to step S1210.In step S1210, microphone switch 206 is received the switch-over control signal that processing unit 202 is sent, and makes the first pin 211 be connected to access area, and the second pin 212 is connected to microphone area.Then proceed to step S1206, flow process afterwards as previously mentioned, so locate no longer repeat specification.
In above-described embodiment, in the time that plug is contained to jack, the 5th pin 215 is electrically connected to respectively the second pin 212 or the 4th pin 214, and microphone switch is set to the embodiment presetting while unlatching.It should be noted that the 5th pin 215 can be in the time that plug be contained to jack, be electrically connected to the first pin 211 to any in the 4th pin 214, microphone switch can be set as default unlatching or default closing.
Above-described content, it is only preferred embodiment of the present invention, when not limiting scope of the invention process with this, the simple equivalence of generally doing according to the claims in the present invention and invention description content changes and modifies, and all still remains within the scope of the patent.In addition, arbitrary embodiment of the present invention or claim do not need to reach whole object disclosed in this invention or advantage or feature.In addition, summary part and title are only for the use of auxiliary patent document search, are not used for limiting interest field of the present invention.

Claims (9)

1. a testing circuit, in order to detect a plug of an earphone, comprising:
One first pin and one second pin, in order to connect at least one signal conducting region of this plug;
One voltage-dividing detection circuit, in order to this at least one signal conducting region being connected with this second pin according to this first pin, produces one first dividing potential drop and one second dividing potential drop;
One processing unit, according to this first dividing potential drop and this second dividing potential drop, judges this at least one signal conducting region that this first pin is connected with this second pin, and produces a switch-over control signal;
One microphone switch, in order to according to this switch-over control signal, in the time that this processing unit judges that this first pin and this second pin are connected respectively a microphone area of this plug and an access area, this first pin is connected to a microphone output node, and this second pin is coupled to a ground connection, and in the time that this processing unit judges that this first pin and this second pin are connected respectively the Yu Gai microphone area, this access area of this plug, this first pin is connected to this ground connection, and this second pin is coupled to this microphone output node; And
One codec, in order to be coupled to this microphone output node.
2. testing circuit as claimed in claim 1, wherein this codec is in order to the digital audio and video signals from this processing unit is converted to simulated audio signal, and the simulated audio signal from this plug is converted to digital audio and video signals.
3. testing circuit as claimed in claim 1, wherein this processing unit also comprises one the 3rd pin and one the 4th pin, in order to connect a right audio signal district and a left audio signal district and this codec of this plug.
4. testing circuit as claimed in claim 3, wherein this voltage-dividing detection circuit comprises:
One first resistance, has a first end and is coupled to a voltage source, and one second end is coupled to one first dividing potential drop node;
One second resistance, has a first end and be coupled to this first dividing potential drop node, and one second end is coupled to this ground connection;
One the 3rd resistance, has a first end and is coupled to this voltage source, and one second end is coupled to one second dividing potential drop node; And
One the 4th resistance, has a first end and be coupled to this second dividing potential drop node, and one second end is coupled to this ground connection.
5. testing circuit as claimed in claim 4, also comprise one the 5th pin, in order to be contained when this plug among a jack time, connect this first pin to one of them of the 4th pin, this processing unit is according to the voltage transition on the 5th pin, judge this plug be contained to this jack or this plug by removing in this jack.
6. testing circuit as claimed in claim 3, wherein this voltage-dividing detection circuit comprises:
One first resistance, has a first end and is coupled to a voltage source, and one second end is coupled to one first dividing potential drop node;
One second resistance, has a first end and be coupled to this first dividing potential drop node, and one second end is coupled to this ground connection;
One the 3rd resistance, has a first end and is coupled to this voltage source, and one second end is coupled to one second dividing potential drop node;
One the 4th resistance, has a first end and be coupled to this second dividing potential drop node, and one second end is coupled to this ground connection;
One the 5th resistance, has a first end and is coupled to this voltage source, and one second end is coupled to one the 3rd dividing potential drop node; And
One the 6th resistance, has a first end and be coupled to the 3rd dividing potential drop node, and one second end is coupled to this ground connection.
7. testing circuit as claimed in claim 6, also comprise one the 5th pin, be coupled to the 3rd dividing potential drop node, in order to be contained when this plug among a jack time, connect this first pin to one of them of the 4th pin, this processing unit is according to the voltage transition on the 3rd dividing potential drop node, judge this plug be contained to this jack or this plug by removing in this jack.
8. testing circuit as claimed in claim 7, wherein, when this plug is contained among this jack time, the voltage on the 3rd dividing potential drop node is an electronegative potential, and this plug is when removing in this jack, the voltage on the 3rd dividing potential drop node is high potential.
9. testing circuit as claimed in claim 3, wherein not yet be contained to before in this jack in this plug, this microphone switch interrupts the electric connection of this microphone output node and this first pin, this second pin, and this microphone switch can not be electrically connected to this ground connection by this first pin and this second pin.
CN201310120676.XA 2013-04-09 2013-04-09 Detect circuit Expired - Fee Related CN104105046B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201310120676.XA CN104105046B (en) 2013-04-09 2013-04-09 Detect circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310120676.XA CN104105046B (en) 2013-04-09 2013-04-09 Detect circuit

Publications (2)

Publication Number Publication Date
CN104105046A true CN104105046A (en) 2014-10-15
CN104105046B CN104105046B (en) 2018-03-27

Family

ID=51672791

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310120676.XA Expired - Fee Related CN104105046B (en) 2013-04-09 2013-04-09 Detect circuit

Country Status (1)

Country Link
CN (1) CN104105046B (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105050001A (en) * 2015-08-06 2015-11-11 宁波萨瑞通讯有限公司 Headset compatible circuit and working method thereof
CN105635902A (en) * 2014-11-04 2016-06-01 中兴通讯股份有限公司 Audio interface compatible with digital audio device and implementation method
CN105807911A (en) * 2014-12-30 2016-07-27 环达电脑(上海)有限公司 Automatic earphone recognition device and method
CN109889953A (en) * 2019-03-08 2019-06-14 李志飞 Sound equipment and its audio signal and microphone signal input control circuit

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN2819226Y (en) * 2005-07-22 2006-09-20 华为技术有限公司 Earphone inserted tester
CN201204638Y (en) * 2007-01-05 2009-03-04 苹果公司 System and single-pin plug
US20090227298A1 (en) * 2008-03-10 2009-09-10 Kyocera Corporation Earphone Microphone-Mountable Electronic Appliance
WO2012031481A1 (en) * 2010-09-07 2012-03-15 中兴通讯股份有限公司 Adaptive circuit of earphone interface

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN2819226Y (en) * 2005-07-22 2006-09-20 华为技术有限公司 Earphone inserted tester
CN201204638Y (en) * 2007-01-05 2009-03-04 苹果公司 System and single-pin plug
US20090227298A1 (en) * 2008-03-10 2009-09-10 Kyocera Corporation Earphone Microphone-Mountable Electronic Appliance
WO2012031481A1 (en) * 2010-09-07 2012-03-15 中兴通讯股份有限公司 Adaptive circuit of earphone interface

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105635902A (en) * 2014-11-04 2016-06-01 中兴通讯股份有限公司 Audio interface compatible with digital audio device and implementation method
CN105807911A (en) * 2014-12-30 2016-07-27 环达电脑(上海)有限公司 Automatic earphone recognition device and method
CN105050001A (en) * 2015-08-06 2015-11-11 宁波萨瑞通讯有限公司 Headset compatible circuit and working method thereof
CN109889953A (en) * 2019-03-08 2019-06-14 李志飞 Sound equipment and its audio signal and microphone signal input control circuit

Also Published As

Publication number Publication date
CN104105046B (en) 2018-03-27

Similar Documents

Publication Publication Date Title
CN203466944U (en) Self configuration device
CN102404666B (en) Audio connector detection device and method
KR101946486B1 (en) Ear-phone Operation System and Ear-phone Operating Method, and Portable Device supporting the same
CN101951446B (en) It is connected to the detection of the ancillary equipment of electronic equipment via audio/video plug, identifies and operate
EP2677742B1 (en) Audio-video signal transmission interface device and method
EP2797346B1 (en) Detection circuit
US9389264B2 (en) Apparatus and method for preventing erroneous detection of jack
CN101729958A (en) Audio frequency output device
CN104584584A (en) Headset type detection and configuration techniques
CN103988088A (en) Plug type detection
EP2863652A1 (en) Audio interface self-adaptation device
CN103686534A (en) Method and apparatus for detecting insertion of external audio outputting device in electronic device
TW201334412A (en) Determining circuit
CN101431708A (en) Terminal and method for recognizing headphone type
CN103983894A (en) Jack detector and jack detecting method
CN104267781B (en) The reusable mobile terminal of docking station and its method of docking station multiplexing
CN103905955A (en) Method and apparatus for detecting insertion of earphones, and interface circuit
CN104105046A (en) Detection circuit
US9332350B2 (en) Earphone pulling and plugging detection circuit
CN108054541B (en) Switching device, multi-equipment detection system and detection method thereof
CN104093114A (en) Detection device, system and method for headset buttons
CN103414984A (en) System for eliminating explosion sound of earphones
CN104936055A (en) Terminal with earphone interface and earphone interface adaptive method
US10615550B2 (en) Earphone recognition and connection methods and circuits and storage medium
CN103414042A (en) Four-segment type headphone port and laptop with same

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20180327

CF01 Termination of patent right due to non-payment of annual fee