CN104090631A - PCI (Peripheral Component Interconnect) device and electronic device with PCI interface - Google Patents
PCI (Peripheral Component Interconnect) device and electronic device with PCI interface Download PDFInfo
- Publication number
- CN104090631A CN104090631A CN201310109859.1A CN201310109859A CN104090631A CN 104090631 A CN104090631 A CN 104090631A CN 201310109859 A CN201310109859 A CN 201310109859A CN 104090631 A CN104090631 A CN 104090631A
- Authority
- CN
- China
- Prior art keywords
- pci
- interface
- electronic installation
- register value
- pin
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Stored Programmes (AREA)
Abstract
The invention relates to an electronic device. The electronic device comprises a PCI (Peripheral Component Interconnect) interface for connecting at least one PCI device, a first storage device and a second storage device, wherein a basic input output system is solidified in the first storage device; a correspondence table of register values and PCI setting is stored in the second storage device, and the PCI setting corresponding to different register values is defined in the correspondence table of the register values and the setting. When the electronic device powers on, the basic input output system scans the PCI interface to judge whether the PCI devices are connected or not, and when the PCI devices are determined to be connected, the basic input output system further judges that register values are stored in the PCI devices, the PCI setting corresponding to the read register values is determined according to the correspondence table stored in the second storage device, and pins corresponding to the PCI interface are set according to the PCI setting. The invention further provides the PCI device. According to the PCI device and the electronic device provided by the invention, the configuration of the pins for the PCI interface can be automatically changed according to the register values in the PCI device.
Description
Technical field
The present invention relates to a kind of coupling arrangement, particularly a kind of peripheral cell coupling arrangement and there is the electronic installation of peripheral cell connecting interface.
Background technology
At present, increasing electronic installation, the needs such as server, PC etc. in order to design, adopt a PCI(Peripheral Component Interconnect, peripheral cell connection) connect the mode of a plurality of PCI devices on slot.Concrete, difference according to demand and be connected with the PCI device of varying number, for example, on the PCI slot of 16 pins, may connect identical or different PCI device (for example, two of 8 pins GPU(graphic process unit of 28 pins; Graphics Processing Unit) card or the GPU card of 8 pins and the multimedia card of 8 pins) or connect the identical or different PCI device of 44 pins.
Yet, Basic Input or Output System (BIOS) (the BIOS of current electronic installation, the PCI device that Basic Input/Output System) need to connect according to PCI slot and manually customizing accordingly, otherwise the device that Basic Input or Output System (BIOS) connects on cannot Auto-Sensing PCI slot is several PCI devices and how a PCI slot is splitted into the PCI slot of several groups and use to connected PCI device, and existing PCI device also cannot be informed the information that Basic Input or Output System (BIOS) is relevant.
Summary of the invention
The invention provides a kind of high speed card adapter, the high speed card of USB interface and the high speed card of PCI-E interface all can be connected with electronic installation easily by this high speed card adapter.The present invention also provides a kind of electronic installation with this high speed card adapter.
A kind of electronic installation with peripheral cell connection (PCI) interface, comprise pci interface, processing unit and first memory, this first memory is solidified with a Basic Input or Output System (BIOS), this pci interface is used for connecting at least one PCI device, this processing unit is for being connected with this pci interface, for when pci interface is connected with PCI device, by pci interface and PCI device, carry out data transmission, and when opening, electronic installation moves this Basic Input or Output System (BIOS), wherein, this electronic installation also comprises second memory, this second memory stores a register value and PCI arranges mapping table, this register value from corresponding relation table definition has been set the corresponding PCI of different register value arrange.During electronic installation starting up, this Basic Input or Output System (BIOS) scans this pci interface and judges whether to have connected PCI device, and determining while having connected PCI device, when this Basic Input or Output System (BIOS) also stores a register value in judgement PCI device, according to the register value of storing in this second memory with mapping table be set determine that PCI corresponding to this register value reading arranges, and arrange the pin of corresponding pci interface arranged according to this PCI.
A kind of peripheral cell connects (PCI) device, for connecting the pci interface on an electronic installation, wherein, this peripheral cell coupling arrangement comprises a register, in this register, store a register value, this register value has represented the quantity of the PCI device being connected with this electronic installation pci interface and the number of pins of each peripheral cell coupling arrangement.
PCI device of the present invention and have the electronic installation of pci interface, can be according to the configuration of change to pci interface pin automatically of the register value in the PCI device of pci interface access.
Accompanying drawing explanation
Fig. 1 has the schematic diagram that the electronic installation of peripheral cell connecting interface is connected with peripheral cell coupling arrangement in first embodiment of the invention.
Fig. 2 is the schematic diagram that in first embodiment of the invention, register value and PCI arrange mapping table.
Fig. 3 has the schematic diagram that the electronic installation of peripheral cell connecting interface is connected with peripheral cell coupling arrangement in second embodiment of the invention.
Main element symbol description
| Electronic installation | 1 |
| Pci interface | 10 |
| Processing unit | 20 |
| First memory | 30 |
| Second memory | 40 |
| Register | 21 |
| Basic Input or Output System (BIOS) | 100 |
| Register value and PCI arrange mapping table | Tab1 |
| PCI pin | P1~Pn |
| Serial ports pin | I2C |
Following embodiment further illustrates the present invention in connection with above-mentioned accompanying drawing.
Embodiment
See also Fig. 1 and Fig. 2, Fig. 1 is that in an embodiment of the present invention, electronic installation 1 is connected the schematic diagram that (PCI) device 2 connects with peripheral cell.This electronic installation 1 comprises pci interface 10, processing unit 20, first memory 30 and second memory 40.
Wherein, this first memory 30 is solidified with Basic Input or Output System (BIOS) 100.This first memory 30 can be EEPROM(Electrically Erasable Programmable Read only Memory, electricallyerasable ROM (EEROM)), this Basic Input or Output System (BIOS) 100 is solidified mode in EEPROM with existing identical, therefore do not repeat at this.
This pci interface 10 is for connecting at least one PCI device 2, and this pci interface 10 comprises some PCI pin P1 ~ Pn.This processing unit 20, for being connected with this pci interface, for when pci interface 10 is connected with PCI device 2, carries out data transmission by pci interface 10 and PCI device 2, and moves this Basic Input or Output System (BIOS) 100 when electronic installation 1 is opened.
In this second memory 40, store a register value and PCI arranges mapping table Tab1, this register value from corresponding relation table definition has been set the different corresponding PCI of register value arrange.
When electronic installation 1 starting up, these Basic Input or Output System (BIOS) 100 these pci interfaces 10 of scanning judge whether to have connected PCI device 2, and determining while having connected PCI device 2, judge and in PCI device 2, whether store a register value, if had, this Basic Input or Output System (BIOS) 100 reads the register value of this PCI device 2.This Basic Input or Output System (BIOS) 100 and according to the register value of storage in this second memory 40 with mapping table Tab1 be set determine PCI corresponding to this register value reading setting, and arrange accordingly the pin P1 ~ Pn of pci interface 10 being arranged according to this PCI.Wherein, in the present embodiment, this PCI device 2 that stores register value comprises a register 21, in this register 21, has write in advance this register value, and this register value has represented the quantity of the PCI device 2 that connects this pci interface 10 and the number of pins of each PCI device 2.
Concrete, this Basic Input or Output System (BIOS) 100 arranges the pin of corresponding pci interface 10 is set to according to this PCI: the pin P1 ~ Pn of pci interface 10 is configured to the many group PCI pin identical with PCI device 2 quantity, and the pin number that each group PCI pin comprises is identical with the pin number of each PCI device 2, each pinout of organizing pci interface reconfigures and corresponding with PCI device 2.Thereby, pin and this at least one PCI device 2 after processing unit 20 redefines by this pci interface 10 are communicated.
For example, as shown in Figure 1, if the number of pins of pci interface 10 is 16 pins, when if the number of pins of this PCI device 2 is 8 pin, in the register 21 of this PCI device 2, store register value 0208 as shown in Figure 2, the PCI device 2 that represents this pci interface 10 of connection is 2, and the number of pins of each PCI device 2 is 8.This Basic Input or Output System (BIOS) 100 scans after PCI device 2, according to register value and PCI, the PCI that mapping table Tab1 determines that register value 0208 is corresponding is set and is set to arrange 2, thereby each pin that 2 pairs of pci interfaces 10 is set according to this is configured.Concrete, this Basic Input or Output System (BIOS) 100 is divided into two groups of pins by the pin of this pci interface 10, and every group of pin number be 8, corresponding with these 2 PCI devices 2 respectively.
Wherein, the number of pins sum of all PCI devices 2 that this pci interface 10 connects equates with the number of pins of this pci interface 10, also can be less than the number of pins of this pci interface 10.For example, establishing this PCI device 2 is the device of 4 pins, and this pci interface 10 is the device of 16 pins, and this pci interface 10 can only connect PCI device 2 devices of two 4 pins, or connects the PCI device 2 of 44 pins simultaneously.
As shown in Figure 3, in the second embodiment, this pci interface 10 also comprises a serial ports pin I2C, the pin of the pci interface 10 of a connection in the PCI device 2 that this pci interface 10 connects comprises this serial ports pin I2C, and this input-output system 100 is by the register value in the register 21 of the serial ports pin I2C acquisition PCI device 2 of pci interface 10.Obviously, this input-output system 100 is by the register value in the register 21 of any pin acquisition PCI device 2 in the pin P1～Pn of pci interface 10.
This pci interface 10 comprises common pci interface, PCI-E(PCI Express, high-speed PCI) interface, the renewal version of PCIX(the pci bus that connects) interface etc.This PCI device 2 can be GPU card (Graphics Processing Unit card), multimedia card etc.
Wherein, this electronic installation 1 can be the computers such as desktop computer, notebook computer, panel computer, also can have for digital photo frame, e-book, mobile phone, digital camera etc. the electronic installation of pci interface.
PCI device 2(peripheral cell coupling arrangement of the present invention) and there is pci interface 10(peripheral cell connecting interface) electronic installation 1, can automatically change the configuration of pci interface 10 pins according to connected PCI device 2, and without Basic Input or Output System (BIOS) 100 is carried out to manual customization.
Claims (7)
1. one kind has the electronic installation that peripheral cell connects (PCI) interface, comprise pci interface, processing unit and first memory, this first memory is solidified with a Basic Input or Output System (BIOS), this pci interface is used for connecting at least one PCI device, this processing unit is for being connected with this pci interface, when being connected with PCI device at pci interface, by pci interface and PCI device, carries out data transmission, and move this Basic Input or Output System (BIOS) when electronic installation is opened, it is characterized in that:
This electronic installation also comprises second memory, and this second memory stores a register value and PCI arranges mapping table, this register value from corresponding relation table definition has been set the corresponding PCI of different register value arrange;
Wherein, during electronic installation starting up, this Basic Input or Output System (BIOS) scans this pci interface and judges whether to have connected PCI device, and determining while having connected PCI device, when this Basic Input or Output System (BIOS) also stores a register value in judgement PCI device, according to the register value of storing in this second memory with mapping table be set determine that PCI corresponding to this register value reading arranges, and arrange the pin of corresponding pci interface arranged according to this PCI.
2. electronic installation as claimed in claim 1, is characterized in that, this register value has represented the quantity of the PCI device connecting and the number of pins of each PCI device; This Basic Input or Output System (BIOS) arranges accordingly the pin of pci interface being set to according to this PCI: by the pin configuration of pci interface, be a plurality of many group PCI pins identical with PCI device quantity, and the pin number that each group PCI pin comprises is identical with the pin number of each PCI device, each pinout of organizing pci interface reconfigures and corresponding with PCI device.
3. electronic installation as claimed in claim 1, it is characterized in that, this pci interface also comprises a serial ports pin, in one of them the PCI device being connected, connects this serial ports pin with this pci interface, and this input-output system obtains the register value in PCI device by the serial ports pin of pci interface.
4. electronic installation as claimed in claim 1, is characterized in that, this pci interface is a kind of in common pci interface, PCI-E interface, PCIX interface.
5. electronic installation as claimed in claim 1, is characterized in that, this electronic installation is a kind of in the desktop computer with pci interface, notebook computer, panel computer, digital photo frame, e-book, mobile phone, digital camera.
6. a peripheral cell connects (PCI) device, for connecting the pci interface on an electronic installation, it is characterized in that, this peripheral cell coupling arrangement comprises a register, in this register, store a register value, this register value has represented the quantity of the PCI device being connected with this electronic installation pci interface and the number of pins of each peripheral cell coupling arrangement.
7. peripheral cell coupling arrangement as claimed in claim 6, is characterized in that, this peripheral cell coupling arrangement is a kind of in GPU card, multimedia card.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310109859.1A CN104090631A (en) | 2013-04-01 | 2013-04-01 | PCI (Peripheral Component Interconnect) device and electronic device with PCI interface |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310109859.1A CN104090631A (en) | 2013-04-01 | 2013-04-01 | PCI (Peripheral Component Interconnect) device and electronic device with PCI interface |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN104090631A true CN104090631A (en) | 2014-10-08 |
Family
ID=51638352
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310109859.1A Pending CN104090631A (en) | 2013-04-01 | 2013-04-01 | PCI (Peripheral Component Interconnect) device and electronic device with PCI interface |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104090631A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109002404A (en) * | 2018-06-26 | 2018-12-14 | 联想(北京)有限公司 | PCIE device and its monitoring method |
| CN109002402A (en) * | 2017-06-06 | 2018-12-14 | 佛山市顺德区顺达电脑厂有限公司 | The initial method of quick peripheral assembly interconnecting interface card |
| CN111190848A (en) * | 2019-12-23 | 2020-05-22 | 曙光信息产业股份有限公司 | Method and device for reading GPU (graphics processing Unit) by server |
-
2013
- 2013-04-01 CN CN201310109859.1A patent/CN104090631A/en active Pending
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109002402A (en) * | 2017-06-06 | 2018-12-14 | 佛山市顺德区顺达电脑厂有限公司 | The initial method of quick peripheral assembly interconnecting interface card |
| CN109002402B (en) * | 2017-06-06 | 2021-08-13 | 佛山市顺德区顺达电脑厂有限公司 | Initialization method for fast peripheral component interconnection interface card |
| CN109002404A (en) * | 2018-06-26 | 2018-12-14 | 联想(北京)有限公司 | PCIE device and its monitoring method |
| CN109002404B (en) * | 2018-06-26 | 2021-12-24 | 联想(北京)有限公司 | PCIE equipment and monitoring method thereof |
| CN111190848A (en) * | 2019-12-23 | 2020-05-22 | 曙光信息产业股份有限公司 | Method and device for reading GPU (graphics processing Unit) by server |
| CN111190848B (en) * | 2019-12-23 | 2023-09-15 | 曙光信息产业股份有限公司 | Method and device for server to read GPU |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106557340B (en) | Configuration method and device | |
| US20150212961A1 (en) | Usb server | |
| US10089270B2 (en) | Interchangeable power and signal contacts for IO connectors | |
| CN104090631A (en) | PCI (Peripheral Component Interconnect) device and electronic device with PCI interface | |
| TW201435600A (en) | System and method for integrating thunderbolt chipset to PCIe card | |
| CN104115138A (en) | Electrically configurable option board interface | |
| US9158609B2 (en) | Universal serial bus testing device | |
| CN103995765B (en) | A kind of LED control card Auto-Test System and method | |
| CN210324191U (en) | Computer module and mainboard | |
| CN103366830A (en) | Testing device of memory card | |
| CN103164357B (en) | The remove strategies establishing method of electronic installation and USB device | |
| CN101853231B (en) | Mainboard, computer and storage device | |
| CN109144578B (en) | Display card resource allocation method and device based on Loongson computer | |
| CN209120216U (en) | A kind of communication equipment | |
| US10346335B1 (en) | Solid-state drive dock having local and network interfaces | |
| CN111475442A (en) | Multi-serial port extension circuit, multi-serial port upgrading method and multi-serial port television board card | |
| CN107636676B (en) | Card reader | |
| KR101265233B1 (en) | Production and testing the initial storage host bus adapter | |
| CN101963823B (en) | Server device | |
| CN206353307U (en) | Mobile terminal for debugging peripheral hardware | |
| CN104112103A (en) | Remote management data encryption daughter card applied to blade server | |
| CN103902491B (en) | USB (universal serial bus)-based high-speed data transmission device and USB-based high-speed data transmission method | |
| CN204680027U (en) | A kind of storage-medium information abatement apparatus | |
| CN103870422A (en) | High-speed SD (security digital) card adapter and electronic device | |
| US8909821B2 (en) | Slim-line connector for serial ATA interface that is mounted on expansion bay of computer includes detection signals which indicate connection status and type of device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20141008 |