CN104038399A - DSP-based bus adapter - Google Patents
DSP-based bus adapter Download PDFInfo
- Publication number
- CN104038399A CN104038399A CN201310073260.7A CN201310073260A CN104038399A CN 104038399 A CN104038399 A CN 104038399A CN 201310073260 A CN201310073260 A CN 201310073260A CN 104038399 A CN104038399 A CN 104038399A
- Authority
- CN
- China
- Prior art keywords
- fpdp
- memory
- data
- dsp
- dsp processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Storage Device Security (AREA)
Abstract
Disclosed in the invention is a DSP-based bus adapter comprising a DSP processor, a network communication card, a serial memory, and an RJ-11 interface circuit. A data port of the DSP processor is respectively connected with a data portion of the network communication card, a data port of the serial memory, and the RJ-11 interface circuit; and the DSP processor consists of a bus controller, a read-only memory, a data encryption device, a memory, a CRC16 algorithm generator, a transient memory, a data memory and a key memory. With the DSP processor with the automatic encryption circuit, the data storage and transmission become secure and reliable; and on the basis of the USB interface circuit, the bus adapter has advantages of high-speed transmission, hot plugging supporting, plugging and playing, and low development cost and the like.
Description
Technical field
The present invention relates to a kind of bus adapter, particularly relate to a kind of bus adapter based on DSP.
Background technology
Along with developing rapidly of computer hardware, software engineering and integrated circuit technique, communication network based on field bus technique progressively replaces distributing industrial control system, becomes a kind of edge fingers most active in computer technology and application of electronic technology field and makes great progress.The 1-Wire bus of U.S.'s Maxim design is in numerous fieldbus, to have a kind of of competitiveness.Possessing and can carry out the plurality of advantages such as digital communication, bus load amount are large, connect up terse, precision is high, stable performance, low price with computer, be particularly applicable to very much short-distance and medium-distance communication, is the senior boundary of industrial system design.The realization that l-Wire measures network need to combine with PC main frame, so in the measurement network forming in 1-Wire bus, network adapter is absolutely necessary, it is undertaking the vital task of transfer of data between host monitor unit and network node.Yet existing bus adapter exists, circuit is complicated, data are stored and transmission security is poor.
Summary of the invention
To the object of the invention is to provide in order addressing the above problem that a kind of circuit is simple, volume is little, to there is the bus adapter based on DSP of data encryption feature.
The present invention is achieved by the following technical solutions:
A kind of bus adapter based on DSP, comprise dsp processor, network communication card, serial storage and RJ-11 circuit, the FPDP of described dsp processor respectively with the FPDP of described network communication card, the FPDP of serial storage is connected with described RJ-11 circuit, described dsp processor comprises bus control unit, read-only memory, data encryptor, memory, CRC16 algorithm generator, buffer, data storage and secret key memory, the FPDP of described bus control unit is connected with the FPDP of described data encryptor, the FPDP of described data encryptor respectively with the FPDP of described buffer, the FPDP of described CRC16 algorithm generator and the FPDP of described data storage are connected with the FPDP of described secret key memory, the FPDP of described CRC16 algorithm generator and the FPDP of described data storage are connected, the FPDP of described buffer respectively with the FPDP of described data storage, the FPDP of described secret key memory is connected with the FPDP of described read-only memory, the FPDP of described read-only memory is connected with the FPDP of described bus control unit.
To data storage, write data, load initial key, buffer uses as buffer.Data storage, crypto key memory are arranged in linear address space.Data storage is to not restriction of read access, but needs to know key when data storage and register page are write data.Key two kinds of methods are installed, the one, data are copied to crypto key memory from buffer; The 2nd, current key and buffer content generate new key after computing.Key can not directly read, and only has SHA engine can access it, and computing information is identified code MAC.
Further, described bus adapter also comprises usb circuit, and described usb circuit is connected with the FPDP of described dsp processor.The advantages such as described usb circuit bus has high-speed transfer, supports hot plug, plug and play, development cost are low.
The invention has the beneficial effects as follows:
Employing, with the dsp processor of automatic encrypted circuit, can make data storage and transmission safety and reliability.Adopt usb circuit, advantages such as making bus adaption group utensil have high-speed transfer, support hot plug, plug and play, development cost are low.
Accompanying drawing explanation
Fig. 1 is the structured flowchart that the present invention is based on the bus adapter of DSP;
Fig. 2 is the structured flowchart of dsp processor of the present invention.
Embodiment
Below in conjunction with drawings and the specific embodiments, the present invention is described in further detail:
As shown in Figure 1, the present invention is based on the bus adapter of DSP, comprise dsp processor, network communication card, serial storage and RJ-11 circuit, the FPDP of described dsp processor respectively with the FPDP of described network communication card, the FPDP of serial storage is connected with described RJ-11 circuit, described dsp processor comprises bus control unit, read-only memory, data encryptor, memory, CRC16 algorithm generator, buffer, data storage and secret key memory, the FPDP of described bus control unit is connected with the FPDP of described data encryptor, the FPDP of described data encryptor respectively with the FPDP of described buffer, the FPDP of described CRC16 algorithm generator and the FPDP of described data storage are connected with the FPDP of described secret key memory, the FPDP of described CRC16 algorithm generator and the FPDP of described data storage are connected, the FPDP of described buffer respectively with the FPDP of described data storage, the FPDP of described secret key memory is connected with the FPDP of described read-only memory, the FPDP of described read-only memory is connected with the FPDP of described bus control unit.
To data storage, write data, load initial key, buffer uses as buffer.Data storage, crypto key memory are arranged in linear address space.Data storage is to not restriction of read access, but needs to know key when data storage and register page are write data.Key two kinds of methods are installed, the one, data are copied to crypto key memory from buffer; The 2nd, current key and buffer content generate new key after computing.Key can not directly read.
As shown in Figure 1, described bus adapter also comprises usb circuit, and described usb circuit is connected with the FPDP of described dsp processor.The advantages such as described usb circuit bus has high-speed transfer, supports hot plug, plug and play, development cost are low.
Claims (2)
1. the bus adapter based on DSP, it is characterized in that: comprise dsp processor, network communication card, serial storage and RJ-11 circuit, the FPDP of described dsp processor respectively with the FPDP of described network communication card, the FPDP of serial storage is connected with described RJ-11 circuit, described dsp processor comprises bus control unit, read-only memory, data encryptor, memory, CRC16 algorithm generator, buffer, data storage and secret key memory, the FPDP of described bus control unit is connected with the FPDP of described data encryptor, the FPDP of described data encryptor respectively with the FPDP of described buffer, the FPDP of described CRC16 algorithm generator and the FPDP of described data storage are connected with the FPDP of described secret key memory, the FPDP of described CRC16 algorithm generator and the FPDP of described data storage are connected, the FPDP of described buffer respectively with the FPDP of described data storage, the FPDP of described secret key memory is connected with the FPDP of described read-only memory, the FPDP of described read-only memory is connected with the FPDP of described bus control unit.
2. the bus adapter based on DSP according to claim 1, is characterized in that: described bus adapter also comprises usb circuit, and described usb circuit is connected with the FPDP of described dsp processor.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310073260.7A CN104038399A (en) | 2013-03-08 | 2013-03-08 | DSP-based bus adapter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310073260.7A CN104038399A (en) | 2013-03-08 | 2013-03-08 | DSP-based bus adapter |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN104038399A true CN104038399A (en) | 2014-09-10 |
Family
ID=51468993
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310073260.7A Pending CN104038399A (en) | 2013-03-08 | 2013-03-08 | DSP-based bus adapter |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104038399A (en) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1492317A (en) * | 2003-08-27 | 2004-04-28 | 武汉理工大学 | Enciphering/ciphering DSP system for treating IPSec safety protocol |
| CN2666064Y (en) * | 2003-12-16 | 2004-12-22 | 鲍东山 | Single CPU and Soft-DSP type multimedia center mobile phone |
| US20100064078A1 (en) * | 2008-08-15 | 2010-03-11 | Powell Thomas J | Wireless communication between testing instrument and network |
-
2013
- 2013-03-08 CN CN201310073260.7A patent/CN104038399A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1492317A (en) * | 2003-08-27 | 2004-04-28 | 武汉理工大学 | Enciphering/ciphering DSP system for treating IPSec safety protocol |
| CN2666064Y (en) * | 2003-12-16 | 2004-12-22 | 鲍东山 | Single CPU and Soft-DSP type multimedia center mobile phone |
| US20100064078A1 (en) * | 2008-08-15 | 2010-03-11 | Powell Thomas J | Wireless communication between testing instrument and network |
Non-Patent Citations (2)
| Title |
|---|
| 卞东亮: "DSP在数据链终端机安全中的应用", 《计算机科学》 * |
| 王莹: "智能网络适配器的设计与实现", 《信息安全与通信保密》 * |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP4002132A1 (en) | Adaptive device behavior based on available energy | |
| CN104317759A (en) | Method for supporting hot plugging of virtual machine USB (universal serial bus) storage equipment | |
| CN204028898U (en) | The server of a kind of hard disk, any mixed insertion of compatible multiple solid state hard disc | |
| CN110377221B (en) | Dual-port solid state memory device and data processing method thereof | |
| CN110187832B (en) | Data operation method, device and system | |
| CN103092798A (en) | On-chip system and method for accessing to equipment under bus | |
| CN105930199A (en) | Virtual machine monitor local integrity detection system and implementation method | |
| CN101403972A (en) | Memory card guiding method and device of embedded system | |
| CN115543894A (en) | Storage system, data processing method and device, storage medium and electronic device | |
| CN104461977B (en) | memory card access device, control method thereof and memory card access system | |
| CN102004705B (en) | USB storage device based on hardware encryption | |
| CN108052644B (en) | The method for writing data and system of data pattern log file system | |
| CN103559079A (en) | Shared memory based data access method and device | |
| CN104598453A (en) | Data migration method based on data buffering | |
| CN203166964U (en) | DSP-based buss adaptor | |
| CN104038399A (en) | DSP-based bus adapter | |
| CN113986134B (en) | Method for storing data, method and device for reading data | |
| CN213876713U (en) | Data transmission device and data transmission cable | |
| CN104932837A (en) | Storage pool framework | |
| CN204189089U (en) | A kind of server | |
| CN111858437B (en) | Hot plug processing method and device based on double buses, storage medium and electronic equipment | |
| CN104123257A (en) | Universal serial bus devices, communication method, and computer readable storage medium | |
| CN208240009U (en) | Data storage device and system | |
| CN103744625A (en) | Method for copying disk data in virtual application | |
| CN203825617U (en) | USB (universal serial bus)-based high speed data transmission equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20140910 |
|
| WD01 | Invention patent application deemed withdrawn after publication |