CN103997301B - The pre-distortion method and device of power amplifier time-delay invariant - Google Patents

The pre-distortion method and device of power amplifier time-delay invariant Download PDF

Info

Publication number
CN103997301B
CN103997301B CN201410199319.1A CN201410199319A CN103997301B CN 103997301 B CN103997301 B CN 103997301B CN 201410199319 A CN201410199319 A CN 201410199319A CN 103997301 B CN103997301 B CN 103997301B
Authority
CN
China
Prior art keywords
look
signal
power amplifier
time delay
input signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201410199319.1A
Other languages
Chinese (zh)
Other versions
CN103997301A (en
Inventor
杨大力
杨�嘉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Dali Systems Co Ltd
Original Assignee
Dali Systems Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dali Systems Co Ltd filed Critical Dali Systems Co Ltd
Publication of CN103997301A publication Critical patent/CN103997301A/en
Application granted granted Critical
Publication of CN103997301B publication Critical patent/CN103997301B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/32—Modifications of amplifiers to reduce non-linear distortion
    • H03F1/3241—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
    • H03F1/3294—Acting on the real and imaginary components of the input signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/32—Modifications of amplifiers to reduce non-linear distortion
    • H03F1/3241—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
    • H03F1/3247—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits using feedback acting on predistortion circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F3/24—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers of transmitter output stages
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2200/00—Indexing scheme relating to amplifiers
    • H03F2200/336—A I/Q, i.e. phase quadrature, modulator or demodulator being used in an amplifying circuit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2200/00—Indexing scheme relating to amplifiers
    • H03F2200/451—Indexing scheme relating to amplifiers the amplifier being a radio frequency amplifier
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2200/00—Indexing scheme relating to amplifiers
    • H03F2200/57—Separate feedback of real and complex signals being present
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2201/00—Indexing scheme relating to details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements covered by H03F1/00
    • H03F2201/32—Indexing scheme relating to modifications of amplifiers to reduce non-linear distortion
    • H03F2201/3224—Predistortion being done for compensating memory effects
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2201/00—Indexing scheme relating to details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements covered by H03F1/00
    • H03F2201/32—Indexing scheme relating to modifications of amplifiers to reduce non-linear distortion
    • H03F2201/3233—Adaptive predistortion using lookup table, e.g. memory, RAM, ROM, LUT, to generate the predistortion

Abstract

The pre-distortion method and device of power amplifier time-delay invariant are based upon storage compensation or memory compensation principle using combined type time delay addressing method, therefore the framework of the device has the function of intrinsic self calibration time delay equalization.The correction and any time to being presented in same apparatus that the framework carries out the nonlinear response to power amplifier (12) using only look-up table (33) postpone the compensation of effect.Due to the characteristic of time-delay invariant, predistortion design has the advantages that the more wide dynamic range processing for RF wireless signals therefore can be implemented in multicarrier and multiple channel wireless system.

Description

The pre-distortion method and device of power amplifier time-delay invariant
Related application
The application is that international filing date is the entitled " predistortion of power amplifier time-delay invariant on January 28th, 2008 The divisional application of the patent application the 200880003130.3rd of method and apparatus ".
The female case of the application is entitled System and Method for Digital Memorized Predistortion for Wireless Communication, the U.S. Patent application sequence for being filed on October 27th, 2005 The part continuation application of row number 11/262,079, the U.S. Patent application are entitled System and Method for again The U.S. Patent Application Serial of Digital Memorized Predistortion for Wireless Communication Numbers 10/137,556, it is now the continuation application of U.S. Patent No. 6,985,704, is incorporated into the two applications by quoting This.This application claims the priority of aforementioned application and the priority that also require to apply as follows：It is filed on April 30th, 2007 U.S. Patent Application Serial Number 11/799,239 and its related entitled High Efficiency Linearization Power Amplifier For Wireless Communication, the US provisional patent for being filed on April 28th, 2006 Patent application serial numbers 60/795,820；Entitled Power Amplifier Predistortion Methods and It Apparatus, the U.S. Provisional Patent Application the 60/876,640th for being filed on December 22nd, 2006 and is filed in 2007 The related non-provisional U.S. Patent application 11/962,025 on December 20；Entitled Power Amplifier Time-Delay Invariant Predistortion Methods and Apparatus, to be filed in the U.S. on January 26th, 2007 temporarily special Sharp patent application serial numbers 60/897,746；Entitled Power Amplifier Time-Delay Invariant Predistortion Methods and Apparatus, the U.S. Provisional Patent Application Serial Article for being filed on January 29th, 2007 Numbers 60/898, No. 312, all these applications are hereby incorporated by by reference.
Technical field
The present invention relates to for use predistortion will in such as wireless transmitting system power amplifier (PA) used it is such The system and method for the linearization of PA.Specifically, the present invention postpones adjusting method to correct PA using auto-adaptive time It is non-linear.Specifically, the present invention relates to usage times to postpone constant predistortion architecture by the work(in wireless transmitting system The system and method for the linearization of rate amplifier (PA).
Background technology
In the pre-distortion system for the typical prior art of power amplifier linearization, which generally comprises more A signal transmission path, such as reference path and feedback path.In predistortion linearized system, when signal passes through unlike signal When transmission path such as reference path and feedback path, there is the timing difference as caused by unlike signal path and be inevitable. This difference of commonly referred to as time delay brings apparent problem related with the accuracy of predistortion correction.These problems due to The fact that time delay is such as including variations such as temperature, system conditions (including signal power level, system aging) and Become even worse.Therefore, it is difficult to measure such intrinsic time delay parameter in the lab, correction time in addition cannot will be used for The parameter designing of delay is constant.Many effort have been paid in the prior art to compensate, reduce or eliminate this time Delay.Traditionally, two methods, which have been used, is used for solving as caused by time delay in the predistortion circuit of the prior art Problem.
First method is that the difference of the identical signal by measuring and being calculated through different transmission path is special to make Time delay cable is so as to the processing in compensating time delay effect, such as simulation feedforward pre-distortion system.This mode is stranded In following limitation：Time delay cable applies regular time delay, therefore Lock-in is believed during the operation of real system Number and environment change when, regular time delay but cannot be adjusted.
Second method is calculated and is adaptively adjusted using special number signal processing (DSP) algorithm and circuit Across the identical signal of different transmission path time difference then carry out corrected power using obtained time delay information and put Device is non-linear greatly.This mode is generally implemented in digital feedback approach and wireless environment.However, it is necessary to usually latch Additional circuit and associated algorithms, and time delay calculate accuracy it is also related with the rate of convergence of algorithm.
Invention content
Next-Generation Wireless Communication Systems will be required for the improved transmission signal quality of various broadbands and multimedia service With improved entirety RF sender system performances.To these demands of advanced RF sender systems will at least partly by have than The power amplifier of the higher power efficiency and spectrum efficiency that are currently available meets.In order to obtain better predistortion knot Fruit, the present invention assess time delay parameter as the variable estimated and calculated by particular algorithm and circuit.
Specifically, the present invention is come in a kind of implementation using a kind of predistortion of combination and time delay look-up table configuration Correction factor is provided for the non-linear distortion of PA and the time delay of system.This allows the system and method for the present invention to become one kind Self-calibrating solution for performance improvement and gamma correction in wireless RF sender system.
This design can advantageously be implemented by excellent simple circuit structure and can be used for nearly all less radio-frequency (RF) Transmission system is to improve power efficiency and spectrum efficiency.The example of some applicable RF Transmission systems include wireless base station, Access point, cell phone (including but not limited to honeycomb and GPRS agreements), mobile radio terminal, portable wireless apparatus and other nothings Line communication system such as microwave and satellite communication.
Here the new time presented postpones constant method and uses following combination：(i) auto-adaptive time postpones adjusting side Method is for handling the non-linear of PA；And at the same time (ii) time delay equalization is customized without being directed to special time delay adjusting Adjunct circuit and/or algorithm.This novel method based on algorithm can be implemented by predistortion processing unit, the unit packet The time delay addressing of such as noise of other interference in the non-linear of PA, time delay information and system can be stored and remember by including Look-up table.
These and other side for implementing that the present invention may be better understood is detailed description below according to what is carried out in conjunction with attached drawing Face.
Description of the drawings
Fig. 1 illustrates the system according to the present invention and device；
Fig. 2 is illustrated in simplified form to be entered into for look-up table serial addressing and the history that will build up in look-up table A kind of implementation；
Fig. 3 is illustrated in simplified form different from a kind of look-up table parallel addressing implementation shown in Fig. 2.
Specific implementation mode
The present invention a kind of implementation in, according to by reference be hereby incorporated by and be used as appendix A and B come subsidiary U.S. Patent Application Serial Number 11/262,079 that is pending, being filed on October 27th, 2005 and it is filed in April 30 in 2007 Day U.S. Patent Application Serial Number 11/799,239 described in technology develop the entry for look-up table.Art technology Personnel will be understood that the error range occurred in reality system is bounded；That is, having with minimum value and maximum value Range, and the correction factor being applicable in the time of any given sample in almost all of circumstances will be fallen in the range. By select appropriately sized look-up table and with such as determined by the method in above-mentioned patent appropriate value (these values be PA with Select in the whole operation frequency spectrum of associated system) look-up table is filled, it is suitable for the correction factor that input signal respectively samples It will be to look for one of existing value in table.Therefore, once being completely filled with look-up table, correction factor of the invention will not be with Time change；That is, they are not changed over time.Although the size of look-up table can be apparent with particular implementation Ground change and for some systems can as 16 entries it is small, but for more complicated implementation, for example be suitable for The implementation of wireless RF transmission systems, it is 2 which, which will have rank,12A or more entries and can be according to admissible work( Rate consumption, cost and in relation to system factor and with significantly more entry.For certain implementations, it has been found that 212It is a with 214Table size between a entry is acceptable.
In a kind of implementation, the look-up table of predistortion processing unit or predistorter is by can be by shift register structure The address set related to time made addresses, although following article can implement in some schemes as specifically discussing it is parallel Addressing.For present purposes, it will be illustrated using shift register technique.The addressing of look-up table is to be based on following storage-benefit It repays or memory-compensation principle, the principle stores information in different time by vector form and be mapped to input vector One of entry in look-up table.Addressed entry collection in look-up table will obtain following output signal, which is corresponding defeated Enter the mapping function of vector.Since input address vector includes different time signal, so the output signal of look-up table is actually It is related to different time information, including current demand signal and first top n send signal, wherein N ＞ 1 and N are integer.It as a result can be with The signal that is stored in each entry of look-up table is considered as all previous combinations for sending signals rather than current input signal Only respond.In general, the bit length of the address vector in look-up table determines the duration of time-delay signal to be covered.
In order to correct the non-linear without utilizing lock of PA in time delay environment using look-up table unit according to the present invention Storage or other secondary correction circuits, pre-distortion algorithms are combined using function to be incorporated to time-delay signal.Look-up table will be from Nonlinear transformations derived from PA store together with the time delay factor as caused by unlike signal transmission path.By in response to sample This is suitably addressed look-up table look-up table, which provides, both to be included predistortion correction appropriate or postpone including reasonable time The correction factor of compensation.The output of look-up table is then combined to be inputted and PA acquisition lines to PA offers with original input signal Propertyization exports and substantially non-time delay error.
Memory due to look-up table and store function, PA by the nonlinear characteristic corrected by look-up table not by based on the time Data limitation.The characteristic of the self-adaptive processing of look-up table being unrelated with the time is to look at least some realities of the addressing arrangement of table The benefit applied.Implement to look by the collection of the N bit vector data including current input signal and first top n input signal Look for the addressing of table.Therefore, the address of look-up table is the combination for the consecutive list entries that length is N.The address of look-up table it is longer (because This look-up table is bigger), the range of the time delay information that system can accommodate is wider, i.e. the admissible time delay effect of system The duration answered is longer.However, although the table of bigger can allow to store more information, entry becomes in certain point attaches most importance to It is multiple, to which the table of bigger assigns the marginal returnses that successively decrease, waste memory resource and unnecessarily increases power consumption.
The look-up table of predistortion processor is former based on storage-compensation that input vector collection is mapped to actual signal output Reason.Since the address of look-up table includes the input information stored from different time, so each output signal generated by look-up table It is combined with the multi signal of transmission closely related.Therefore, the arrangement based on look-up table, table update entry are also deposited with from different time points The combined information of the input signal of storage is closely related.
Referring next to Fig. 1, one embodiment of the present of invention can be specifically understood.Specifically, it is illustrated that embodiment packet Analog multiplier 11 is included, which receives the RF signals v of modulation from the radio frequency modulator part 10 of base stationRFAnd also from look-up table Predistortion correction signal v is received with the related component that can be broadly described as predistortion processor (being discussed in detail below)p.One As for, predistortion processor can be considered as all components between ADC21 and 25 and DAC30.Analogue amplifier 11 it is defeated Go out as input VinIt is supplied to power amplifier (PA) 12, the PA is again by output signal VoIt is sent to antenna 13.Radio frequency modulator 10 Although not necessarily but usually quadrature modulator.It will be understood that multiplier 11 may be embodied as respectively with one or more just Hand over the associated multiple multipliers of signal.
It inputs down converter circuit 20 and receives Utopian reference signal V from the modulator in base stationRFAnd by this Ground oscillator 40 is biased, to which it will export VdIt is supplied to AD converter 21.ADC21 is by signal VdIt is converted into Digital form (as I and Q signal), wherein a pair of of input of its conduct are supplied to digital predistortion processor and specifically distinguish It is supplied to variable 22I and 22Q.
Also the feedback down-conversion converter circuit 26 biased by local oscillator 40 receives original feedback letter from the output of PA Number Vo(t) and by feedback signal VfIt is supplied to feedback ADC25.The numeral output of the ADC25 is then by the second input, i.e. feedback Signal, which is supplied to digital predistortion processor and particularly provides, gives variable 24I and 24Q.The pre- mistake of number being discussed in detail below Digital output signal Vr is very supplied to DAC30, which converts digital signals into analog form, and wherein it is in multiplier It is combined with the RF signals of modulation in 11.
As shown in fig. 1, address data formers 32I-32Q is received to input and be designed to generate from ADC21I/Q and be used In the desired signal format of look-up table 33I/Q.Data shaper 32I/Q is addressed the mnemon in look-up table 33I/Q, Wherein independent I and Q outputs are supplied to adder 31 by look-up table.It is looked into it will be understood that look-up table 33 may be embodied as one or more Look for table.The address provided by address former 32I-32Q can be considered as look-up table keyword or address.
Predistortion controller look-up table 33I-33Q is designed to predistortion letter of the storage for high power amplifier linearisation Number mnemon.Pre-distorted signals in table are based upon more satisfactory signal vdWith feedback signal vfCome the error generated And the adaptive algorithm presented.The data being stored in table 33I-Q can be updated by adaptive iteration as described below And form the data of the Numerical Index of reflection non-linearity of power amplifier characteristic.
By in idealized signal VRF(t) with feedback signal Vo(t) AM-AM the and AM-PM information between compares, and number is pre- Distortion handler calculates the output signal V as caused by the nonlinear transmission characteristic of high power amplifier 12o(t) amplitude and phase The error of component.
Based on by the aforementioned control information relatively obtained, predistortion processor is based in U.S. Patent No. 6, and 985,704, number Disclosed in lookup table algorithm calculate and adaptively generate the compensation with the characteristic opposite with the transforming function transformation function of PA12 With predistortion, the AM-AM and AM-PM as caused by PA12 is distorted signal.
The output v of predistortion lookup table 33I-33QpIt is fed to and multiplies after adder 31 and digital-to-analog converter 30 Musical instruments used in a Buddhist or Taoist mass 11 is to change the RF signals of the modulation from modulator 10.The output of multiplier is to the input to high power amplifier Generate precompensation, its non-linear non-linear opposite required pre-distorted signals v with power amplifier 12in(k)。
It will be appreciated by those skilled in the art that working as ideal signal vRFWith feedback signal Vo(t) the two signals reach predistortion control There may be signal difference when device processed between these signals.Time difference is attributed to the when of going to controller by each leisure and advances not Time delay difference caused by with path between two signals.The delay of this signal time can be based on circuit and component Parameter and other environmental factors and randomly change.The result is that being difficult to estimate, calculate and adjust in field application environment in this way Signal difference.In order to overcome the problems, such as this, by the present invention in that with by previously cited 6,985, No. 704 religions of U.S. Patent No. This time delay is adaptively adjusted in a kind of algorithm for leading.
The use of look-up table 33 is allowed memory function being introduced at least some embodiments of the present invention.Predistortion control The look-up table of device processed is based on the storage compensation principle that input data set is mapped to numeral output and adaptive updates.It is based on Each output signal of the function of storage, look-up table is actually related with current and previous transmission signal therefore has following note Recall function：It does not compensate only for the non-linear of PA and avoids for such as usually used special time delay in the prior art The needs of compensation circuit.
Based on predistortion architecture shown in Fig. 1, the non-linear output signal v by predistortion processor of power amplifierp Correction.Signal vpRF signal multiplications with modulation are to generate input of the pre-distorted signals as power amplifier.In fact, power The input signal of amplifier be can it is controllable in terms of amplitude/envelope and in terms of phase adjustable complex gain signal.Input and The relationship of output can be described as following complex gain expression formula：
vin=vRFvp=vRFF(V) (1)
Wherein vpIt is the predistortion processor output generated by the mapping function F of look-up table.In general, mapping function F is unknown And it is difficult to be expressed with mathematical way.However, it is possible to by according to adaptive algorithm update look-up table in entry with realize with { 0,1 }N→vpThese relationships are corresponding to be possible to mapping to adaptively determine F.
Therefore each N input address vector set V is mapped to reality output v by look-up tablep.In fact, N-dimensional address vector generation The transmission signal sequence by power amplifier slave current time to first top n time that table is expressed by following formula：
V (k)=(d1(k), d2(k) ..., dN(k))T (2)
Each data d in wherein above-mentioned vector ViIt is 1 be expressed as follows or 0：
di(k)=0 or 1, wherein 1≤i≤N (3)
In a kind of implementation shown in fig. 2, the address of look-up table 200 by during predistortion process to each right of look-up table Answer the formation of serial shift register 205 that entry is addressed.Since the information of addressing has with current and previous N number of transmission signal It closes, so the output signal 210 of look-up table can be considered as the function of last N number of transmission data therefore be incorporated to time delay correction Element.Look-up table is adaptively updated by combining adaptive error 215 and look-up table update 220 in combiner 225.I.e. Make that time delay effect is presented when identical signal passes through different transmission path, is configured to the cloth of the look-up table of predistortion processor Set the processing of gamma correction and time delay equalization that the correction signal of combination still can be systematically used for PA.
The technology used the look-up table of predistortion and time delay correction with combination makes It is not necessary to make It is handled and relevant circuit with additional time delay.Since the address of look-up table includes the control information of current and previous transmission, So each output signal from look-up table is inherently comprising from current time to the abundant signal component of first top n time More temporal information combinations.As a result pre-distortion algorithms have the built-in mechanism for postponing effect to thermal compensation signal.This obtains a kind of ratio The apparent simpler and more effective predistortion processing structure of traditional solution.
In the predistortion architecture as shown in Figures 1 and 2 with look-up table, memory table is sought by its address register Location.The digits long of shift register determines the size of look-up table and it is thus determined that time delay range, the i.e. time covered Postpone the maximum limitation of effect.Each data set stored in look-up table has unique allocation index.This address of data set Input data sampling time point of the index corresponding to data set.Then utilize allocation index as the nonlinearity erron school for PA The timestamp of the time calibration this purpose just calculated.In other words, time point, pre-distortion algorithms selection are calculated in each predistortion Only one data set from specific addressed entry as look-up table output for the non-linear error calibration of further PA at Reason.If it is related and unrelated with other transmission signals that selected output signal only sends signal with current time, at predistortion Must take into consideration during reason as caused by the currently transmitted signal by different transmission path time delay in order to provide with reference to it is anti- Accurate signal matching between feedback signal.
The time delay range covered by look-up table is related with the digit of address register.For being posted with N bit address The size of the look-up table of storage, lookup table entries is M=2N-1.This means that having M entry in a lookup table and being stored in item All data in mesh are the functions for covering current time k to the address vector of previous k-M+1 time.Input address vector set A can be expressed as：
A={ V (k), V (k-1) ..., V (k-M+1) } (4)
Wherein V (k) is the input address vector in time k, and M nonlinear to PA of the vector recording needle may predistortion Information and each information records currently transmitted signal and time-delay signal component.
Based on memory-compensation principle, the time delay look-up table configuration of combination is related to capturing across different transmission The simple logic operations and signal processing of the signal time delay in path.Specifically, due to the characteristic of time-delay invariant, this One predistortion architecture can be handled in broader dynamic range and without adjunct circuit and algorithm and to correct PA non-linear.
Those skilled in the art also will be understood that for some embodiments, typically look-up table bigger and sample rate is relatively higher Embodiment, can use parallel addressing scheme, than parallel addressing scheme as shown in Figure 3, the program is in addition to using to lookup It is substantially identical as Fig. 2 except the parallel input 300 of table.If closely obtaining the data point of sampling together (i.e. than faster Sample rate), for the correction factor of sample t and sample t+1 effectively become identical, then it can use parallel addressing approach Look-up table is addressed.In some embodiments, if the size of look-up table fully greatly and meets computing capability and its Its plant issue, then for parallel addressing approach can be assigned in using the environment of sample rate quickly compared with serial addressing approach more Good performance.
The present invention including several embodiments and alternate embodiment is specifically fully described, those skilled in the art will Understand that there is many other replacements within the scope of the invention and equivalent embodiments.Therefore the present invention will not be retouched by above-mentioned It states and is actually not limited except as by the appended claims.

Claims (13)

1. a kind of method of operation power amplifier, the method includes：
Initialize the power amplifier；
Nonlinear transformations and the time delay factor are stored in a lookup table；
Maintain the look-up table；
Receive the original input signal for reflecting information to be sent；
Look-up table key assignments is generated based on the original input signal；
The corresponding nonlinear transformations for being used for the original input signal are obtained from the look-up table using the look-up table key assignments With the time delay factor；
It is pre- to obtain based on original input signal described in the corresponding nonlinear transformations and time delay factor pair into line distortion Distortion correction signal, to pre-compensate for the nonlinear characteristic of the power amplifier；
The predistortion correction signal and the original input signal are combined to generate combination signal；And
The combination signal is provided to the power amplifier.
2. according to the method described in claim 1, the wherein described power amplifier is the component of mobile device.
3. a kind of method of operation power amplifier for the wireless transmission of signal, the method includes：
It includes nonlinear transformations and the time delay factor to maintain look-up table, the look-up table；
Receive reflection by the original input signal of the information of transmission；
Look-up table key assignments is generated based on the original input signal；
Using the look-up table key assignments, from the look-up table obtain for the input signal corresponding nonlinear transformations and when Between delay factor；
It is pre- to obtain based on original input signal described in the corresponding nonlinear transformations and time delay factor pair into line distortion Distortion correction signal, to pre-compensate for the nonlinear characteristic of the power amplifier；
The predistortion correction signal and the original input signal are combined to generate combination signal；And
The combination signal is provided to the power amplifier.
4. according to the method described in claim 3, wherein maintaining the look-up table to include：
By generating the difference between RF modulated signals and feedback signal, come establish the nonlinear transformations and time delay because Son, the feedback signal represent the output of the power amplifier；And
The nonlinear transformations are stored in the look-up table.
5. according to the method described in claim 3, the wherein described nonlinear transformations and the time delay factor are by adaptively changing Generation and it is obtained.
6. according to the method described in claim 3, the wherein described power amplifier is the component of mobile device.
7. being determined in the size by the look-up table according to the method described in claim 3, the wherein described nonlinear transformations are fallen Range.
8. according to the method described in claim 3, wherein combining the original input signal and the predistortion correction signal packet It includes and the original input signal is multiplied with the predistortion correction signal.
9. according to the method described in claim 3, further including：
The original input signal is provided to address former, wherein described address shaper forms the look-up table key assignments.
10. according to the method described in claim 9, wherein described address shaper includes shift register.
11. according to the method described in claim 3, the wherein described nonlinear transformations are that the time is constant.
12. according to the method described in claim 3, the wherein described nonlinear transformations are nonlinear.
13. according to the method described in claim 4, RF modulated signals described in the wherein described time delay compensation factors and described anti- The time delay of different transmission paths is attributed between feedback signal.
CN201410199319.1A 2007-01-26 2008-01-28 The pre-distortion method and device of power amplifier time-delay invariant Active CN103997301B (en)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US89774607P 2007-01-26 2007-01-26
US60/897,746 2007-01-26
US89831207P 2007-01-29 2007-01-29
US60/898,312 2007-01-29
CN200880003130.3A CN101606315B (en) 2007-01-26 2008-01-28 Power amplifier time-delay invariant predistortion methods and apparatus

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CN200880003130.3A Division CN101606315B (en) 2007-01-26 2008-01-28 Power amplifier time-delay invariant predistortion methods and apparatus

Publications (2)

Publication Number Publication Date
CN103997301A CN103997301A (en) 2014-08-20
CN103997301B true CN103997301B (en) 2018-09-28

Family

ID=40156746

Family Applications (2)

Application Number Title Priority Date Filing Date
CN200880003130.3A Active CN101606315B (en) 2007-01-26 2008-01-28 Power amplifier time-delay invariant predistortion methods and apparatus
CN201410199319.1A Active CN103997301B (en) 2007-01-26 2008-01-28 The pre-distortion method and device of power amplifier time-delay invariant

Family Applications Before (1)

Application Number Title Priority Date Filing Date
CN200880003130.3A Active CN101606315B (en) 2007-01-26 2008-01-28 Power amplifier time-delay invariant predistortion methods and apparatus

Country Status (3)

Country Link
EP (1) EP2118999A4 (en)
CN (2) CN101606315B (en)
WO (1) WO2008155610A2 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8380143B2 (en) 2002-05-01 2013-02-19 Dali Systems Co. Ltd Power amplifier time-delay invariant predistortion methods and apparatus
US8811917B2 (en) 2002-05-01 2014-08-19 Dali Systems Co. Ltd. Digital hybrid mode power amplifier system
WO2008078195A2 (en) 2006-12-26 2008-07-03 Dali Systems Co., Ltd. Method and system for baseband predistortion linearization in multi-channel wideband communication systems
KR102136940B1 (en) 2010-09-14 2020-07-23 달리 시스템즈 씨오. 엘티디. Remotely Reconfigurable Distributed Antenna System and Methods

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1605152A (en) * 2001-11-27 2005-04-06 哈里公司 Corrective phase quadrature modulator system and method

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5959499A (en) * 1997-09-30 1999-09-28 Motorola, Inc. Predistortion system and method using analog feedback loop for look-up table training
KR100326176B1 (en) * 1998-08-06 2002-04-17 윤종용 Apparatus and method for linearizing power amplification using predistortion and feedfoward method in rf communicaiton
US7035345B2 (en) * 2001-06-08 2006-04-25 Polyvalor S.E.C. Adaptive predistortion device and method using digital receiver
US6985704B2 (en) * 2002-05-01 2006-01-10 Dali Yang System and method for digital memorized predistortion for wireless communication
US8064850B2 (en) * 2002-05-01 2011-11-22 Dali Systems Co., Ltd. High efficiency linearization power amplifier for wireless communication
US7109792B2 (en) * 2003-09-17 2006-09-19 Andrew Corporation Table-based pre-distortion for amplifier systems
US6998909B1 (en) * 2004-02-17 2006-02-14 Altera Corporation Method to compensate for memory effect in lookup table based digital predistorters

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1605152A (en) * 2001-11-27 2005-04-06 哈里公司 Corrective phase quadrature modulator system and method

Also Published As

Publication number Publication date
CN101606315A (en) 2009-12-16
EP2118999A2 (en) 2009-11-18
CN101606315B (en) 2014-07-02
WO2008155610A3 (en) 2009-04-30
EP2118999A4 (en) 2010-01-27
CN103997301A (en) 2014-08-20
WO2008155610A2 (en) 2008-12-24

Similar Documents

Publication Publication Date Title
US11159129B2 (en) Power amplifier time-delay invariant predistortion methods and apparatus
US10305521B2 (en) High efficiency linearization power amplifier for wireless communication
US20210314210A1 (en) System and method for digital memorized predistortion for wireless communication
US6741662B1 (en) Transmitter linearization using fast predistortion
US8509347B2 (en) Method and system for baseband predistortion linearization in multi-channel wideband communication systems
US6141390A (en) Predistortion in a linear transmitter using orthogonal kernels
JP4091047B2 (en) Broadband predistortion linearization method and system
CN100511975C (en) Predistortion amplifier for compensating distortion
CN100566133C (en) Be used to amplify the equipment and the method for input signal with input signal power
US20100225390A1 (en) Resource Efficient Adaptive Digital Pre-Distortion System
US20130177105A1 (en) Method and system for estimating and compensating non-linear distortion in a transmitter using calibration
EP1252709B1 (en) Method and system for compensating non-linearities and time-varying changes of a transfer function acting on an input signal
CN103997301B (en) The pre-distortion method and device of power amplifier time-delay invariant
EP2022179A1 (en) High efficiency linearization power amplifier for wireless communication
CN1703828A (en) Method for the adaptive pre-distortion of digital raw data values and device for carrying out said method
US7305046B2 (en) I/Q modulator with carrier predistortion
CN104300919A (en) Predistortion method and device
JP2001053627A (en) Nonlinear distortion compensating device
JP2020088528A (en) Distortion compensation circuit, transmission device, and distortion compensation method
KR20090125597A (en) Method for extracting nonlinear model parameter of wideband signal using narrowband signal, apparatus and method for digital predistortering its using

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
REG Reference to a national code

Ref country code: HK

Ref legal event code: DE

Ref document number: 1196186

Country of ref document: HK

GR01 Patent grant
GR01 Patent grant