CN103957019B - The gain control of digital receiver and method - Google Patents
The gain control of digital receiver and method Download PDFInfo
- Publication number
- CN103957019B CN103957019B CN201410163514.9A CN201410163514A CN103957019B CN 103957019 B CN103957019 B CN 103957019B CN 201410163514 A CN201410163514 A CN 201410163514A CN 103957019 B CN103957019 B CN 103957019B
- Authority
- CN
- China
- Prior art keywords
- signal
- unit
- gain
- agc
- frequency
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims abstract description 30
- 238000001914 filtration Methods 0.000 claims description 35
- 238000001514 detection method Methods 0.000 claims description 19
- 238000001228 spectrum Methods 0.000 claims description 19
- 230000011218 segmentation Effects 0.000 claims description 7
- 239000000203 mixture Substances 0.000 claims description 4
- 238000011156 evaluation Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 11
- 238000006243 chemical reaction Methods 0.000 description 4
- 230000001276 controlling effect Effects 0.000 description 4
- 230000010354 integration Effects 0.000 description 4
- 230000000694 effects Effects 0.000 description 3
- 230000001143 conditioned effect Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000004364 calculation method Methods 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000007689 inspection Methods 0.000 description 1
- 238000000465 moulding Methods 0.000 description 1
- 230000001105 regulatory effect Effects 0.000 description 1
- 229920006395 saturated elastomer Polymers 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
Landscapes
- Circuits Of Receivers In General (AREA)
- Control Of Amplification And Gain Control (AREA)
Abstract
The invention discloses the gain control of a kind of digital receiver, it includes an analog-digital converter (110) receiving baseband signal, one outside AGC (120) being connected with the outfan of analog-digital converter (110), an inside AGC (130) being connected with an outfan of outside AGC (120)；Described outside AGC (120) also exports intermediate frequency VGA control signal to outside, and the signal output part of described internal AGC (130) is connected with demodulator.The invention also discloses the gain control method of a kind of digital receiver, it have employed the two-stage method of adjustment of inside and outside automatic gain controller.Gain control and the method for the digital receiver that the present invention proposes are effective against direct current and the impact of adjacent frequency signal.
Description
Technical field
The invention belongs to the signal processing of digital receiver in wireless communication system, be specifically related to a kind of digital received
The gain control of machine and method.
Background technology
Wireless frequency spectrum resource is limited, and the nearby frequency bands being positioned at outside guard band typically can be by other carrier wave
Take.Under normal circumstances, adjacent frequency signal should be disappeared before analog digital conversion (ADC) substantially by analog filter
Remove.Patent CN101132183A puts before this exactly, it is provided that a kind of avoid gain amplifier saturated from
The method of dynamic gain control (AGC).Also in putting before this, patent CN1774080A utilizes inside and outside
The method of AGC expands effective input range of receptor.
But analog filter can not be utilized to eliminate in the scene of adjacent frequency signal at some, such as multiple signals same
Time receive, or useful signal is narrow band signal and when cannot reduce analog filter bandwidth, and adjacent frequency signal will companion
Entering digital receiver with useful signal, the method for patent CN1774080A is the most applicable.
Outside AGC is only used to control intermediate frequency variable gain amplifier (VGA), it is clear that adjacent frequency letter cannot be tackled
Number impact.If this is because after AGC is placed on ADC, the change of adjacent frequency signal power can cause filter
After ripple selection, the power of useful signal is continually changing, and reduces the performance of demodulator.If AGC is placed on filtering
After selection, although now the power of useful signal can keep constant, but adjacent frequency pickup electrode is easily caused ADC
It is conditioned entrance saturation.
Summary of the invention
The present invention is directed to be filtered the situation of adjacent frequency signal by analog filter, it is proposed that one can eliminate directly
The gain control of the digital receiver of stream and adjacent frequency effect of signals and method, by final for the power of useful signal
Adjust to demodulator standard value.
To achieve these goals, the present invention adopts the following technical scheme that:
A kind of gain control of digital receiver, the analog-digital converter that it includes being sequentially connected with, outside AGC,
Internal AGC, the signal input part of analog-digital converter receives analog baseband signal, the signal output of internal AGC
End is connected with demodulator.
Wherein:
Described outside AGC includes that be sequentially connected with goes DC Module and intermediate frequency VGA control module；
Described internal AGC includes signal selection module and the digital AGC module being sequentially connected with；
The signal output part of DC Module is gone to be connected with the signal input part of signal selection module；Intermediate frequency VGA is controlled
Molding block outwards exports intermediate frequency VGA control signal.
More specifically, remove direct current computing unit, IIR unit that DC Module includes being sequentially connected with described in and go straight
Stream unit:
Described direct current computing unit: calculate input signal meansigma methods for segmentation；
Described IIR unit: be used for carrying out infinite impulse response filter or directly exporting；
The described direct current component that goes: for the output valve of IIR unit is deducted from input signal；
More specifically, described intermediate frequency VGA control module includes and the above-mentioned error detection going direct current component to be connected
Loop filtering unit that unit is connected with error detection units and be connected to error detection units and aforementioned IIR
Burst detected unit between unit:
Described error detection units: be used for detecting gain error；
Described loop filtering unit: for integration above-mentioned gain error value, exports intermediate frequency VGA control signal；
Described burst detected unit: for judging gain error value, produces burst arrival mark and goes
Control whether IIR unit carries out infinite impulse response filter.
More specifically, described signal selection module include that interference cancellation unit is connected with interference cancellation unit
Join filter unit and the useful signal to interference cancellation unit output carries out frequency deviation estimation and estimated value fed back
Return interference cancellation unit frequency acquisition unit:
Described interference cancellation unit: for filtering the adjacent frequency signal in outside AGC output signal, and according to having
By signal frequency position and the result of Frequency Synchronization unit, by useful signal frequency spectrum shift to base band；
Described matched filtering unit: the useful signal for exporting above-mentioned interference cancellation unit carries out matched filtering；
Described frequency acquisition unit: the useful signal for exporting above-mentioned interference cancellation unit carries out frequency deviation estimation；
More specifically, described digital AGC module includes AGC error detection units and AGC error detection
The loop filtering unit of unit connection, the scaling unit of reception loop filtering unit feedback:
Described AGC error detection units: be used for detecting gain error；
Described loop filtering unit: for integration above-mentioned gain error value, exports digital AGC gain correction value；
Described scaling unit: for above-mentioned gain correction value is useful with what above-mentioned matched filtering unit exported
Signal multiplication, revises useful signal gain.
Present invention additionally comprises the gain control method of a kind of digital receiver, it have employed the two-stage of inside and outside AGC
Method of adjustment, the steps include:
Step 1: analog baseband signal is converted to comprise the digital base of direct current and adjacent frequency composition by analog-digital converter
Band signal；
Step 2: outside for digital baseband signal input AGC is removed dc component and produces intermediate frequency VGA control
Signal；
Step 3: the internal AGC of signal input removing dc component is filtered adjacent frequency signal, corrects useful letter
Number frequency deviation also adjusts useful signal gain.
More specifically, step 2 is removed dc component and produces concretely comprising the following steps of intermediate frequency VGA control signal:
Step 201: segmentation calculates the meansigma methods of input digital baseband signal；
Step 202: D. C. value calculated in step 201 is carried out infinite impulse response filter or the most defeated
Go out；
Step 203: digital baseband signal deducts the output valve in step 202；
Step 204: step 203 output signal is calculated gain, and output gain improper value；
Step 205: judge gain error value, generates burst and arrives mark and feed back to step 202；
Step 206: be integrated gain error value, exports intermediate frequency VGA control signal.
More specifically, step 3 is corrected useful signal frequency deviation and adjusts concretely comprising the following steps of useful signal gain:
Step 301: the signal removing direct current in input step 2, filters adjacent frequency signal therein, and root
According to useful signal frequency location and the result of Frequency Synchronization unit, by useful signal frequency spectrum shift to base band；
Step 302: the useful signal of step 301 output is carried out frequency deviation estimation, and estimated value is fed back to step
Rapid 301；
Step 303: the useful signal of step 301 output is carried out matched filtering；
Step 304: the gain correction value that signal step 303 exported feeds back with step 306 is multiplied, output
The useful signal of gain-boosted op amp；
Step 305: the signal of step 304 output is calculated gain, and output gain improper value；
Step 306: be integrated gain error value, output gain correction value feeds back to step 304.
Beneficial effect: the gain control of the digital receiver that the present invention proposes and method, is effective against straight
Stream and the impact of adjacent frequency signal.First, the two-stage method of adjustment of inside and outside AGC can ensure that in gain control mistake
Cheng Zhong, even if there is high-power adjacent frequency signal, ADC also will not finally be conditioned entrance saturation, although
Now enter the power reduction of the useful signal of ADC, but finally remain to be adjusted to demodulator standard value.
Secondly, outside AGC utilizes burst to arrive mark, and whether smothing filtering enters the D. C. value calculating segmentation
Row controls, the regulating time of gain control process when decreasing burst pattern.Again, internal AGC
Signal level enlarging function can expand effective range of receiving of faint level signal.Finally, internal AGC is set
Different signals, single outside AGC is selected to add the compound mode of multiple internal AGC, can receive not simultaneously
The multiple signals of same frequency, reduce the hardware complexity that multiple signals receive.
Accompanying drawing explanation
Accompanying drawing is used for the present invention is explained further, and is not construed as limiting the invention.In the accompanying drawings:
Fig. 1 is the structured flowchart of the gain control of the digital receiver that the present invention proposes.
Fig. 2 is the structured flowchart of the outside AGC in Fig. 1.
Fig. 3 is the structured flowchart of the inside AGC in Fig. 1.
Fig. 4 is signal spectrum schematic diagram according to embodiments of the present invention.
Fig. 4 A is the signal spectrum schematic diagram (bandwidth of analog filter and useful of the input of analog-digital converter
When the bandwidth of signal is suitable).
Fig. 4 B is the signal spectrum schematic diagram (when the bandwidth of analog filter is bigger) of the input of analog-digital converter.
Fig. 4 C is the signal spectrum schematic diagram of the outfan of signal selection module.
Fig. 4 D is the signal spectrum schematic diagram of the outfan of digital AGC module.
Description of symbols in figure:
The gain control of 100-digital receiver；
110-analog-digital converter；The outside AGC of 120-；The internal AGC of 130-；
141-removes DC Module；142-intermediate frequency VGA control module；
121-direct current computing unit；122-IIR unit；123-removes direct current component；124-AGC error detection units；
125-loop filtering unit；126-burst arrives detector unit；
151-signal selection module；152-digital AGC module；
131-interference cancellation unit；132-frequency acquisition unit；133-matched filtering unit；134-AGC error detection
Unit；135-loop filtering unit；The scaling unit of 136-；
201-useful signal；202-adjacent frequency signal.
Detailed description of the invention
Below in conjunction with embodiment, the invention will be further described, but protection scope of the present invention is not limited to this:
Present invention employs outside AGC120 and the two-stage method of adjustment of internal AGC130, straight in order to resist
Stream and the impact on gain control of the adjacent frequency signal.As it is shown in figure 1, the gain control of the digital receiver of the present invention
Device 100 includes such as lower part: analogue signal is converted to the analog-digital converter 110 of digital signal；In input
State after analog digital conversion, comprise direct current and the digital baseband signal of adjacent frequency composition, in carrying out DC processing and producing
Frequently the outside AGC120 of VGA controlling value；Input the above-mentioned signal having removed direct current, carry out filtering adjacent frequency letter
Number, correct useful signal frequency deviation and adjust the inside AGC130 of useful signal gain.
The effect of outside AGC120 is by controlling intermediate frequency VGA, by the mould of analog-digital converter 110 input
The amplitude intending signal adjusts to the position close to maximum dynamic range.Outside AGC120 is immediately analog digital conversion
After device 110, control intermediate frequency VGA according to whole power of analog-digital converter 110 output signal, i.e. exist
Adjacent frequency signal can not be made Filtering Processing between analog-digital converter 110 and outside AGC120；Otherwise only according to having
Control intermediate frequency VGA with the power of signal, then analog-digital converter 110 easily enters saturation.It is further contemplated that
It is disadvantageous to direct current signal to outside AGC120, the most fatal, therefore outside AGC120 comprises
DC processing.
After the internal externally-located AGC120 of AGC130, its effect be the power of useful signal is adjusted to
Demodulator standard value.Do in view of the signal after outside AGC120 processes there may be adjacent frequency signal etc.
Disturb, therefore internal AGC130 contains the filtering to useful signal and selects to process with scaling grade.
As in figure 2 it is shown, outside AGC120 includes such as lower part: input digital baseband letter after analog digital conversion
Number, carry out DC processing removes DC Module 141；Detect and above-mentioned remove the power of signal after direct current, in generation
Frequently the intermediate frequency VGA control module 142 of VGA controlling value.
Above-mentioned DC Module 141 is gone to include such as lower part: segmentation calculates the direct current of input signal meansigma methods and calculates single
Unit 121；Above-mentioned D. C. value is carried out infinite impulse response filter (IIR) or the IIR unit 122 of directly output；
The output valve of IIR unit 122 deducted from input signal removes direct current component 123.
Above-mentioned intermediate frequency VGA control module 142 includes such as lower part: the AGC mistake inspection of detection gain error
Survey unit 124；Integration above-mentioned gain error value, the loop filtering unit 125 of output intermediate frequency VGA controlling value；
And the burst judging above-mentioned gain error value arrives detector unit 126.
If in view of the simulation input of analog-digital converter 110 occurring, burst, outside AGC120 have little time
Response, inevitably results in the unexpected increase of analog-digital converter 110 output signal power, and outside AGC120 is obvious
Suddenly the change of this signal power can be arrived mark as burst.No matter this burst is useful letter
Number or adjacent frequency signal, be likely to cause the sudden change of direct current signal size.The outside AGC method of the present invention,
The burst utilizing intermediate frequency VGA control module 142 to produce arrives mark, straight to going in DC Module 141
The D. C. value that stream calculation unit 121 segmentation calculates, if the smothing filtering through IIR unit 122 is controlled.
As it is shown on figure 3, internal AGC130 includes such as lower part: input the above-mentioned signal having removed direct current, enter
Row filters adjacent frequency signal and corrects the signal selection module 151 of useful signal frequency deviation；Input above-mentioned correcting frequency offset
Useful signal, be adjusted the digital AGC module 152 of useful signal gain.
Above-mentioned signal selection module 151 includes such as lower part: inputs the above-mentioned signal having removed direct current, filters
Except adjacent frequency signal therein, and according to useful signal frequency location and the result of Frequency Synchronization unit, by useful letter
Number frequency spectrum shift is to the interference cancellation unit 131 of base band；The useful signal exporting above-mentioned interference cancellation unit enters
The frequency acquisition unit 132 that line frequency is estimated partially；The useful signal exporting above-mentioned interference cancellation unit is filtered
Matched filtering unit 133.
Above-mentioned digital AGC module 152 includes such as lower part: the AGC error detection list of detection gain error
Unit 134；Integration above-mentioned gain error value, the loop filtering unit 135 of output digital AGC gain correction value；
The useful signal that above-mentioned gain correction value exports with above-mentioned matched filtering is multiplied, revises the ratio of useful signal gain
Example amplifying unit 136.
The inside AGC method of the present invention, by Digital Signal Processing (DSP), after being substantially filtered out out of band signal,
Only detect the power of useful signal, and the power of useful signal is finally adjusted to demodulator standard value.
Fig. 4 is signal spectrum schematic diagram according to embodiments of the present invention.
If the bandwidth of analog filter is suitable with the bandwidth of useful signal 201, as shown in Figure 4 A, modulus turns
The spectrum diagram of the input of parallel operation 110.Adjacent frequency signal 202 can be substantially filtered out, the most useful letter
Numbers 201 inputs entering analog-digital converters 110.By the regulation of outside AGC120, the width of useful signal
Degree will be close to analog-digital converter 110 maximum dynamic range, its power correspondence demodulator standard value.
If the bandwidth of analog filter is relatively big, as shown in Figure 4 B, the frequency of the input of analog-digital converter 110
Spectrum schematic diagram, adjacent frequency signal 202 will enter the input of analog-digital converter 110 with useful signal 201.Logical
Crossing the regulation of outside AGC120, the amplitude of the two composite signal will be close to the maximum dynamically model of analog-digital converter 110
Enclose.Due to the existence of adjacent frequency signal 202, now the power of useful signal 201 is corresponding less than demodulator standard value
Power.It should be noted that the frequency spectrum of direct current signal is not drawn in the diagram.
Obviously, if useful signal is faint level signal, even if the gain of intermediate frequency VGA is maximum, enter mould
The power of the useful signal of number converter 110 is likely to can be less than normal, does not reaches the power that demodulator standard value is corresponding.
After DC processing in outside AGC120 completes, signal spectrum is similar to Fig. 4 A, 4B, the most separately draws
Go out.
The spectrum diagram of the outfan of signal selection module 151 as shown in Figure 4 C, signal selection module 151
After the process completing to filter adjacent frequency signal, frequency spectrum shift and matched filtering, the output of signal selection module 151
The power of the useful signal 201 at end is generally less than demodulator standard value.
The spectrum diagram of the outfan of digital AGC module 152 as shown in Figure 4 D, signal selection module 151
Output useful signal again after the scaling process of digital AGC module 152, digital AGC module
The power of the useful signal 201 of the output of 152 is the most finally adjusted to demodulator standard value.
Claims (4)
1. the gain control of a digital receiver, it is characterised in that analog-digital converter (110) that it includes being sequentially connected with,
Outside AGC (120), internal AGC (130), the signal input part of analog-digital converter (110) receives analog baseband signal,
The signal output part of internal AGC (130) is connected with demodulator；
Wherein:
Described outside AGC (120) includes that be sequentially connected with removes DC Module (141) and intermediate frequency VGA control module (142)；
Described internal AGC (130) includes signal selection module (151) and the digital AGC module (152) being sequentially connected with；
The signal output part of DC Module (141) is gone to be connected with the signal input part of signal selection module (151)；Intermediate frequency VGA
Control module (142) outwards output intermediate frequency VGA control signal；
Described signal selection module (151) includes what interference cancellation unit (131) was connected with interference cancellation unit (131)
Matched filtering unit (133) and the useful signal exporting interference cancellation unit (131) carry out frequency deviation estimation and will estimate
Evaluation feeds back to the frequency acquisition unit (132) of interference cancellation unit (131):
Described interference cancellation unit: for filtering the adjacent frequency signal in outside AGC output signal, and according to useful signal frequency
Rate position and the result of Frequency Synchronization unit, by useful signal frequency spectrum shift to base band；
Described matched filtering unit: the useful signal for exporting above-mentioned interference cancellation unit carries out matched filtering；
Described frequency acquisition unit: the useful signal for exporting above-mentioned interference cancellation unit carries out frequency deviation estimation；
Described digital AGC module (152) includes AGC error detection units (134) and AGC error detection units (134)
The scaling unit (136) that the loop filtering unit (135) of connection, reception loop filtering unit (135) are fed back:
Described AGC error detection units: be used for detecting gain error；
Described loop filtering unit: for storage gain improper value, exports digital AGC gain correction value；
Described scaling unit: for the useful signal phase that above-mentioned gain correction value is exported with above-mentioned matched filtering unit
Take advantage of, revise useful signal gain.
The gain control of a kind of digital receiver the most according to claim 1, it is characterised in that:
Described direct current computing unit (121), the IIR unit (122) going DC Module (141) to include being sequentially connected with and going
Direct current component (123):
Described direct current computing unit (121): calculate input signal meansigma methods for segmentation；
Described IIR unit (122): be used for carrying out infinite impulse response filter or directly exporting；
The described direct current component (123) that goes: for the output valve of IIR unit is deducted from input signal；
Described intermediate frequency VGA control module (142) includes and the above-mentioned error detection units going direct current component (123) to be connected
(124) loop filtering unit (125) that is connected with error detection units (124) and be connected to error detection units
(124) burst detected unit (126) and between aforementioned IIR unit (122):
Described error detection units (124): be used for detecting gain error；
Described loop filtering unit (125): for storage gain improper value, exports intermediate frequency VGA control signal；
Described burst detected unit (126): for judging gain error value, produces burst arrival mark and goes control
Whether IIR unit (122) processed carries out infinite impulse response filter.
3. the gain control method of a digital receiver, it is characterised in that the two-stage that have employed inside and outside automatic gain controller adjusts
Method, the steps include:
Step 1: analog baseband signal is converted to comprise direct current and the digital baseband of adjacent frequency composition by analog-digital converter (110)
Signal；
Step 2: outside for digital baseband signal input AGC (120) is removed dc component and produces intermediate frequency VGA control letter
Number；
Step 3: the internal AGC (130) of signal input removing dc component is filtered adjacent frequency signal, corrects useful signal
Frequency deviation also adjusts useful signal gain；
Step 3 is corrected useful signal frequency deviation and adjusts concretely comprising the following steps of useful signal gain:
Step 301: the signal removing direct current in input step 2, filters adjacent frequency signal therein, and according to useful letter
Number frequency location and the result of Frequency Synchronization unit, by useful signal frequency spectrum shift to base band；
Step 302: the useful signal of step 301 output is carried out frequency deviation estimation, and estimated value is fed back to step 301；
Step 303: the useful signal of step 301 output is carried out matched filtering；
Step 304: the gain correction value that signal step 303 exported feeds back with step 306 is multiplied, output gain correction
Useful signal；
Step 305: the signal of step 304 output is calculated gain, and output gain improper value；
Step 306: be integrated gain error value, output gain correction value feeds back to step 304.
The gain control method of a kind of digital receiver the most according to claim 3, it is characterised in that remove straight in step 2
Stream composition also produces concretely comprising the following steps of intermediate frequency VGA control signal:
Step 201: segmentation calculates the meansigma methods of input digital baseband signal；
Step 202: D. C. value calculated in step 201 is carried out infinite impulse response filter or directly exports；
Step 203: digital baseband signal deducts the output valve in step 202；
Step 204: the signal of step 203 output is calculated gain, and output gain improper value；
Step 205: judge gain error value, generates burst and arrives mark and feed back to step 202；
Step 206: be integrated gain error value, exports intermediate frequency VGA control signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410163514.9A CN103957019B (en) | 2014-04-22 | 2014-04-22 | The gain control of digital receiver and method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410163514.9A CN103957019B (en) | 2014-04-22 | 2014-04-22 | The gain control of digital receiver and method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103957019A CN103957019A (en) | 2014-07-30 |
| CN103957019B true CN103957019B (en) | 2016-08-24 |
Family
ID=51334259
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410163514.9A Expired - Fee Related CN103957019B (en) | 2014-04-22 | 2014-04-22 | The gain control of digital receiver and method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103957019B (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104244384A (en) * | 2014-08-25 | 2014-12-24 | 饶品魁 | Transmitting power regulation method and device |
| CN104754721B (en) * | 2015-03-31 | 2019-01-04 | 成都国恒空间技术工程有限公司 | Auto gain control method and device under a kind of time division multiplexing |
| CN105007245B (en) * | 2015-07-28 | 2018-02-23 | 上海翎沃电子科技有限公司 | A kind of method for changing Transmission system emission spectrum shape |
| CN107919881B (en) * | 2017-12-27 | 2019-03-01 | 中国人民解放军陆军工程大学 | A kind of automatic growth control receiver |
| CN114142881B (en) * | 2022-02-07 | 2022-06-21 | 上海擎昆信息科技有限公司 | Method and system for removing direct current |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1373957A (en) * | 1999-09-08 | 2002-10-09 | 爱特梅尔股份有限公司 | Dual automatic gain control in QAM demodulator |
| CN1774080A (en) * | 2004-11-12 | 2006-05-17 | 上海乐金广电电子有限公司 | Input signal detecting equipment and method |
| CN101378263A (en) * | 2007-08-31 | 2009-03-04 | 京信通信系统（中国）有限公司 | Multi-carrier digital receiver based on digital intermediate frequency and multi-carrier digital receive method |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| MY124947A (en) * | 2000-06-26 | 2006-07-31 | Matsushita Electric Ind Co Ltd | Automatic gain control apparatus |
-
2014
- 2014-04-22 CN CN201410163514.9A patent/CN103957019B/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1373957A (en) * | 1999-09-08 | 2002-10-09 | 爱特梅尔股份有限公司 | Dual automatic gain control in QAM demodulator |
| CN1774080A (en) * | 2004-11-12 | 2006-05-17 | 上海乐金广电电子有限公司 | Input signal detecting equipment and method |
| CN101378263A (en) * | 2007-08-31 | 2009-03-04 | 京信通信系统（中国）有限公司 | Multi-carrier digital receiver based on digital intermediate frequency and multi-carrier digital receive method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103957019A (en) | 2014-07-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103957019B (en) | The gain control of digital receiver and method | |
| CN103703683B (en) | Receiving system and gain control method | |
| CN107276621A (en) | Take into account the receiver AGC system and method for plurality of application scenes | |
| US20080170646A1 (en) | Automatic gain control using multiple equalized estimates and dynamic hysteresis | |
| US9246720B2 (en) | Semiconductor device and receiver | |
| TW200729749A (en) | Filter and method for suppressing effects of adjacent-channel interference | |
| US20140037030A1 (en) | Gain partitioning in a receiver | |
| JP2006121146A (en) | Filter control apparatus and method of wireless receiver, and integrated circuit for wireless receiver employing the same | |
| US8831079B2 (en) | Apparatus and method for detecting symbol rate | |
| WO2016031184A1 (en) | Automatic gain control method and automatic gain control circuit | |
| CN102821453B (en) | The automatic gain for eliminating MSR receiver GSM and LTE interference regulates and controls method and device | |
| US20150139349A1 (en) | Signaling with noise cancellation using echoes | |
| US7805120B2 (en) | Noise blanker circuit and method for removing noise and correcting a signal | |
| JP2005160082A (en) | Apparatus and method for enhancing reception rate of receiver provided with automatic gain control (agc) system | |
| US20120142297A1 (en) | Receiver | |
| EP1158667B1 (en) | Digital demodulation apparatus | |
| EP1944871A1 (en) | Reception amplitude correction circuit, reception amplitude correction method, and receiver using the same | |
| US9548777B2 (en) | Reception device and reception method | |
| JP2004056173A (en) | Noise suppressing apparatus | |
| JP5908444B2 (en) | Receiver | |
| JP4583097B2 (en) | Radio apparatus and noise attenuation method | |
| JP2006050008A (en) | Noise detector, radio device, and noise detection method | |
| JP2004304568A (en) | Receiving circuit and mobile radio receiver using the same | |
| JP4281260B2 (en) | FM demodulator and receiver | |
| JP6761177B2 (en) | Tone detector and tone detection method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20160824 |