CN103813123A - High-definition video conversion system - Google Patents

High-definition video conversion system Download PDF

Info

Publication number
CN103813123A
CN103813123A CN201210440663.6A CN201210440663A CN103813123A CN 103813123 A CN103813123 A CN 103813123A CN 201210440663 A CN201210440663 A CN 201210440663A CN 103813123 A CN103813123 A CN 103813123A
Authority
CN
China
Prior art keywords
video
conversion system
video conversion
buffer unit
present
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201210440663.6A
Other languages
Chinese (zh)
Inventor
徐世铭
屠德亮
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to CN201210440663.6A priority Critical patent/CN103813123A/en
Publication of CN103813123A publication Critical patent/CN103813123A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Controls And Circuits For Display Device (AREA)

Abstract

The invention belongs to the technical field of video conversion systems and particularly relates to a high-definition video conversion system. The high-definition video conversion system is low in cost, easy to achieve and convenient to upgrade software and hardware. The high-definition video conversion system comprises a video player, an HDMI (High-Definition Multimedia Interface) receiver, an FPGA (Field Programmable Gate Array), a display panel and a video buffer unit. The structural key points of the high-definition video conversion system are that the FPGA is connected with the HDMI receiver, the display panel and the video buffer unit; and the HDMI receiver is connected with the video player.

Description

HD video converting system
Technical field
the invention belongs to video conversion system technical field, relate in particular to a kind of HD video converting system.
Background technology
3D shows that (stereo display) is considered to the main flow Display Technique of future generation after high definition shows.In fact,, from 2010,3D shows that product has been full of consumer electronics market rapidly.But the disunity of 3D television video transformat becomes the main obstruction of 3D TV market development for a long time.HDMI1.4a standard is the digital facility interface standard that HDMI association issued in March, 2010, than early version, the change of redaction maximum is exactly the support having added 3D video format, especially the explanation of mandatory 3D television video form is laid a good foundation for the video format unification of 3D TV market especially.Existing HD video converting system cost is high, realization is difficult, software and hardware upgrade is all inconvenient.
Summary of the invention
the present invention is exactly for the problems referred to above, provide a kind of cost low, realize easily, all HD video converting systems eaily of software and hardware upgrade.
to achieve these goals, the present invention adopts following technical scheme, the present invention includes video playback apparatus, HDMI receiver, FPGA, display floater, video buffer unit, its structural feature FPGA is connected with HDMI receiver, display floater, video buffer unit respectively, and HDMI receiver is connected with video playback apparatus.
as a kind of preferred version, HDMI receiver of the present invention adopts ADV7612 chip.
as another kind of preferred version, video buffer of the present invention unit adopts SDRAM.
beneficial effect of the present invention.
the 3D video conversion system that meet HDMI1.4a standard of the present invention take FPGA as core, has proposed to be applicable to based on active picture DIF the video conversion plan of interlacing scan 3D display.Cost of the present invention is low, realization is easy, software and hardware upgrade is all more convenient.
Accompanying drawing explanation
in order to make technical problem solved by the invention, technical scheme and beneficial effect clearer, below in conjunction with the drawings and the specific embodiments, the present invention is further elaborated.Should be appreciated that embodiment described herein, only in order to explain the present invention, is not intended to limit the present invention.
fig. 1 is schematic block circuit diagram of the present invention.
Embodiment
as shown in the figure, the present invention includes video playback apparatus, HDMI receiver, FPGA, display floater, video buffer unit, FPGA is connected with HDMI receiver, display floater, video buffer unit respectively, and HDMI receiver is connected with video playback apparatus.
described HDMI receiver adopts ADV7612 chip.
described video buffer unit adopts SDRAM.
the present invention is by the 3D video file of HDMI1.4a interface receiving set up box or Blu-ray player transmission, input is 3D video flowing (the TMDS signal of high definition level (1080 or 720p), meet HDMll.4a standard), output is picture exchange 3D form after treatment, still sends by LVDS interface with TMDS signal form.
the 3D video format of HDMI1.4a definition has tens of kinds more than, but at present popularly on the market mainly contain seven kinds, these seven kinds of forms have been contained the equipment such as Blu-ray player, PS3 game machine, PC, Set Top Box, have met the requirement that builds 3D digital home 100 audio-video systems completely.The present invention is mainly for being applied to the Side-By-Side of field of broadcast televisions and Top-And-Bottom video format and studying for the conversion of the Frame packing 3D video format of blue light player.
3D format video conversion thinking: first, the parallel video data that HDMI receiver is sent are processed, export respectively left and right frame of video, realize the conversion of other resolution to 1920 × 1080 pixels by row/column difference, video data after conversion completes by the operation of the control of FPGA internal storage and memory address the interleaved output video stream translation of lining by line scan, finally by output frequency multiplication, the video of non-60Hz frame per second is converted to monocular 60Hz, the frame refreshing frequency of binocular 120Hz, reaches good video display effect.
in real work, the height of high frame frequency image processes bandwidth and large storage demand often needs to combine consideration, and the selection that embodies a concentrated reflection of plug-in buffer memory is upper with design, and more ripe scheme has SRAM, SDRAM, DDR, DDR2, DDR3 etc., wherein DDR3 has the highest interface bandwidth and storage depth, consider concrete condition and requirement cheaply, the present invention adopts SDRAM as video cache, can meet the requirement of high speed image treatment system to high interface bandwidth and large capacity storage.System adopts external HDMI interface chip and built-in LVDS interface module to carry out transfer of data, uses SDRAM as video buffer unit.
be understandable that, above about specific descriptions of the present invention, only for being described, the present invention is not limited to the described technical scheme of the embodiment of the present invention, those of ordinary skill in the art is to be understood that, still can modify or be equal to replacement the present invention, to reach identical technique effect; Use needs as long as meet, all within protection scope of the present invention.

Claims (3)

1. HD video converting system, comprise video playback apparatus, HDMI receiver, FPGA, display floater, video buffer unit, it is characterized in that FPGA is connected with HDMI receiver, display floater, video buffer unit respectively, HDMI receiver is connected with video playback apparatus.
2. HD video converting system according to claim 1, is characterized in that described HDMI receiver adopts ADV7612 chip.
3. HD video converting system according to claim 1, is characterized in that described video buffer unit adopts SDRAM.
CN201210440663.6A 2012-11-07 2012-11-07 High-definition video conversion system Pending CN103813123A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201210440663.6A CN103813123A (en) 2012-11-07 2012-11-07 High-definition video conversion system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210440663.6A CN103813123A (en) 2012-11-07 2012-11-07 High-definition video conversion system

Publications (1)

Publication Number Publication Date
CN103813123A true CN103813123A (en) 2014-05-21

Family

ID=50709269

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210440663.6A Pending CN103813123A (en) 2012-11-07 2012-11-07 High-definition video conversion system

Country Status (1)

Country Link
CN (1) CN103813123A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104065948A (en) * 2014-06-19 2014-09-24 杭州立体世界科技有限公司 Programmable logic device special for high-definition naked eye portable three-dimensional film-television player

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104065948A (en) * 2014-06-19 2014-09-24 杭州立体世界科技有限公司 Programmable logic device special for high-definition naked eye portable three-dimensional film-television player

Similar Documents

Publication Publication Date Title
CN102972034B (en) Electronic device, method for transmitting stereoscopic image information in electronic device, and method for receiving stereoscopic image information in electronic device
KR102136848B1 (en) Image Processing Device, Image Processing System and Image Processing Method
CN103347163A (en) Ultra high definition video image processing and transmitting system and method thereof
US11150856B2 (en) Electronic apparatus and method for controlling thereof
CN204859440U (en) Audio frequency and video playback devices
CN207752739U (en) display device with splicing function
CN204836434U (en) Audio frequency and video playback devices
US9237303B2 (en) Video transmission device, video display device, and video transmission method
CN103475894B (en) A kind of 3D laparoscope method for processing video frequency
CN103248797A (en) Video resolution enhancing method and module based on FPGA (field programmable gate array)
CN104243964A (en) Stereoscopic LED display control system and method and display control card
CN204887293U (en) Audio frequency and video playback devices
US8325757B2 (en) De-encapsulation of data streams into multiple links
CN104092969A (en) Television wall splicing system and method based on Display Port
CN105979118A (en) Video processing system and multimedia playing device provided with same
CN205005201U (en) Audio frequency and video playback devices
US20120154374A1 (en) 3d image conversion system
CN104268098A (en) On-chip cache system for transformation on ultrahigh-definition video frame rates
US20120169745A1 (en) Method and System for Selecting Data for Display in a Plurality of Displays
CN103813123A (en) High-definition video conversion system
CN110418079A (en) Image signal conversion equipment
WO2017032115A1 (en) Audio and video playback device and audio and video playback method
CN201444681U (en) Full high definition 3D high frame rate high speed video signal buffer storage
CN101227598B (en) High-resolution video monitoring system
CN201708890U (en) 3D digital video signal processing device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20140521