CN103761940A - Low-power-consumption high-voltage driving circuit shared by output pipes - Google Patents
Low-power-consumption high-voltage driving circuit shared by output pipes Download PDFInfo
- Publication number
- CN103761940A CN103761940A CN201410006056.8A CN201410006056A CN103761940A CN 103761940 A CN103761940 A CN 103761940A CN 201410006056 A CN201410006056 A CN 201410006056A CN 103761940 A CN103761940 A CN 103761940A
- Authority
- CN
- China
- Prior art keywords
- output
- low
- driving
- driving tube
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The invention discloses a low-power-consumption high-voltage driving circuit shared by output pipes. The low-power-consumption high-voltage driving circuit shared by the output pipes comprises a level conversion circuit used for driving the grid electrode of an upper driving pipe, the upper driving pipe and a plurality of lower driving pipes, wherein the lower driving pipes are controlled by independent low-voltage control signals. The low-power-consumption high-voltage driving circuit shared by the output pipes is characterized in that the multiple lower driving pipes share the upper driving pipe, and each lower driving pipe is isolated from the upper driving pipe through an isolating diode. Due to the fact that the output stage upper driving pipe and the related grid electrode driving circuit are shared by related outputs (outputs in the same group), the low-power-consumption high-voltage driving circuit shared by the output pipes can effectively reduce the area proportion of a chip occupied by the upper driving pipe, and meanwhile lowers power consumption of the chip, thereby reducing the area of the entire chip and lowering cost.
Description
Technical field
The invention belongs to PDP and drive chip technology field, particularly relate to the shared low-power dissipation high pressure driving circuit of a kind of efferent duct.
Background technology
Flat-panel monitor has the features such as complete complanation, light, thin, power saving, meets the inexorable trend of future image display development, and development in recent years is swift and violent.As one of main flow flat panel display being still widely used in 21 century, the course that plasma technology has been passed by more than 80 year in fact.The U.S. that whole world First plasma display panel device is born in 1964.Due to the huge advantage that plasma technology self has, it has obtained rapidly tremendous development in each field, and wherein PDP plasm TV is exactly an aspect.
In flat panel TV field, plasma technology is more outstanding compared with liquid crystal technology.From know-why angle, plasma technology surmounts liquid crystal in many-side, is more suitable for using as TV.Such as aspect the response time of screen, plasma is Microsecond grade (microsecond), and liquid crystal is in Millisecond (signa), so, when playing fast-changing picture, plasm TV not there is not " motion blur phenomenon "; In the expressive force of color, plasm TV is the highest so far can reach 5,490 hundred million looks, and liquid crystal is only to reach 10.7 hundred million looks, and therefore the validity of plasma picture is even better.
In all kinds of display circuit systems, high-voltage driving circuit is more crucial part, and outstanding driving circuit even can make up the performance deficiency of display screen, improves display effect.High-voltage driving circuit comprises addressing drive circuit, scan drive circuit and maintains driving circuit etc.
Chip power-consumption mainly comprises logical gate power consumption and high drive power consumption part.General Requirements logical gate power consumption is less than 20mW, and high-pressure section power consumption is less than 200mW.Along with the chip output increase of way and the raising of frequency, power consumption also significantly increases, and the power consumption of high-pressure section is much larger than 200mW.Because display device long-term work is at high pressure conditions, power consumption is crossed conference and is caused circuit overheated, causes that system is unstable.Reducing chip power-consumption has become the main task of chip design.
Energy-conserving and environment-protective are cores of all technical developments of 21st century, and can effectively reduce the area of chip, under equal process conditions, reduce the manufacturing cost of chip, lower chip power-consumption simultaneously, are also a kind of means that realize environmental protection.
Summary of the invention
The object of the invention is to provide a kind of area of chip, shared low-power dissipation high pressure driving circuit of efferent duct of reduction chip power-consumption of effectively reducing for the defect of prior art.
The present invention for achieving the above object, adopts following technical scheme:
The low-power dissipation high pressure driving circuit that efferent duct is shared, comprises the level shifting circuit for driving upper driving tube grid, upper driving tube and multiple lower driving tube; Described lower driving tube, by independently low-voltage control signal control, is characterized in that: described multiple lower driving tubes share a upper driving tube, between each lower driving tube and upper driving tube, by isolating diode, isolate.
It is further characterized in that: the every road output of described high-voltage driving circuit OUT is connected with lower driving tube drain electrode separately, and be connected with the upper driving tube drain electrode sharing by isolating diode, between all output OUT, by a forward diode, a backward dioded, isolate.
Further: described high-voltage driving circuit comprises many group level shifting circuit, upper driving tube and multiple lower driving tubes; Multiple output OUT states of each group are identical.
Above-mentioned output OUT state is overall height, complete low and high resistant.
The present invention adopts above technical scheme compared with prior art, has following technique effect:
Owing to having shared driving tube and relevant gate driver circuit in output stage between relevant output (output on the same group), so can effectively reduce the ratio of the upper shared chip area of driving tube of output, reduced chip power-consumption simultaneously, thereby reduced the area of overall chip, reduced costs.
Accompanying drawing explanation
Fig. 1 is traditional single channel high-voltage driving circuit figure.
Fig. 2 is the 6 road output driving circuit figure that adopt conventional ADS driving circuit.
Fig. 3 is low-power dissipation high pressure driving circuit figure of the present invention.
Fig. 4 adopts 3 groups of the present invention 6 road output driving circuit figure.
Fig. 5 is the line by line scan output waveform of Shi Ge road output of traditional output-stage circuit.
Fig. 6 is the output waveform that output-stage circuit that the present invention mentions is lined by line scan in the output of Shi Ge road.
Embodiment
Below in conjunction with accompanying drawing, technical scheme of the present invention is described in further detail, for the purpose of simplifying the description, in following circuit diagram, has all saved the level conversion circuit of driving tube in output, only for High voltage output level circuit, be described and discuss here:
What in Fig. 1, provide is the single channel High voltage output level circuit diagram of traditional structure.In traditional High voltage output level circuit, each road High voltage output OUT is connected to a column electrode on display screen, and each output stage comprises upper driving tube, a diode and a lower driving tube.Like this, in a driving chip, include how many roads High voltage output, corresponding will have how many upper driving tubes and how many lower driving tubes.Fig. 2 has provided the 6 road output driving circuits that adopt conventional ADS driving circuit.Can see, in conventional circuit structure, multichannel output be the simple repetition of single channel high-voltage output circuit.For example, for the driving circuit of 6 tunnel outputs, just should there be 6 upper driving tubes (IN1-5～IN6-5) and 6 lower driving tubes (IN1-6～IN6-6).Such design advantage is simplicity of design, and repeatability is strong, control circuit simplicity of design.Shortcoming is because driving tube is all large-sized pipe, so can take more chip area.Some designer considers to reduce chip area, the diode between upper and lower driving tube 7 can be saved.This diode action is isolation, reduces the interference of output stage to upper driving tube, and removing this diode is that the cost of sacrificing performance exchanges the saving on area for.
Fig. 3 is high-voltage driving circuit schematic diagram proposed by the invention.The effect of this circuit structure is equivalent to multiple traditional circuits, has multiple output, and concrete way can arrange according to actual requirement.But, being different from traditional output circuit, multiple output-stage circuits proposed by the invention share a upper driving tube, and the lower driving tube of all outputs is independently.In the present invention, isolating diode is absolutely necessary, and its effect does not just reduce the interference of output to upper driving tube, more for the isolation between the output of each road.And the restriction that this circuit is used is separately, cannot realize between the output of each road, be output as height, be output as low time and exist.Therefore, for circuit in large scale or that export complexity or will just require output, can divide into groups to the output of whole modular circuit, adopt multiple output circuits proposed by the invention.Belong to output on the same group and share a upper driving tube, different upper driving tubes is not used in output on the same group.Concrete output grouping mode can design according to the demand of actual application.Fig. 4 has provided the 6 road output driving circuits that adopt 3 groups of the present invention composition, be the way of exporting to 3 deliverys, be example, also by using the way of output divided by 3 remainder the foundation as grouping, have same group of belonging to of same remainder.The 1st tunnel mores than 1 to 3 deliverys, is just classified as the 1st group.Same, the 4th tunnel output also Yus 1 to 3 deliverys, is also classified as the 1st group.Accordingly, the 2nd, 3 tunnel outputs are classified as respectively the 2nd according to it to the remainder of 3 deliverys, 3 groups.Output in same group shares a upper driving tube, so output 1 and output 4 have shared a upper driving tube IN1-5, output 2 and output 5 have shared a upper driving tube IN2-5, the like.And under output stage, the output of Guan Ze Shi Ge road is controlled separately.Like this, can well realize 3n+1 road (n=0,1 ...) output and 3n+2(n=0,1 ...) road, 3n+3(n=0,1 ...) isolation on road, realizing it, at synchronization, to be respectively Gao Yuwei low.Therefore, adopt 3 groups of the present invention to form output driving circuit, can well realize and lining by line scan (adjacent 2 tunnels outputs are one high and one low), (1 tunnel is separated by staggered scanning, as one high and one low in the output of the 1st road and the 3rd tunnel), but realize, every 2 line scannings, (2 tunnels are separated by, as one high and one low in the output of the 1st road and the 4th tunnel), at least need to adopt 4 output circuit groups of the present invention., can see meanwhile, owing to having adopted the shared design of upper driving tube, adopt output-stage circuit proposed by the invention can save area and the corresponding driving circuit of driving tube on high pressure.Theoretically, the way of output is more, and the chip area that adopts output-stage circuit proposed by the invention to save is just larger.
What in Fig. 5, provide is to adopt during traditional output-stage circuit, the line by line scan output waveform of Shi Ge road output of system.As mentioned before, because upper driving tube and the lower driving tube of each road output are all independent controls, so when lining by line scan, export low pulse meeting and occur at each output terminal successively.Between each output road, there is no correlativity.
What in Fig. 6, provide is the output waveform that adopts the output-stage circuit mentioned of this patent carrying out low level pulse and line by line scan in the output of Shi Ge road.Signal grouping is divided into groups as an example of 3 deliverys example.Different with the output waveform of traditional circuit, in the output waveform of the circuit of mentioning at this patent, there is very significantly correlativity in the signal between output on the same group.Just need on the control control signal INn_5 of the upper driving tube sharing, do special processing accordingly.And for non-be between non-shared Shang Guan road on the same group, there is no correlativity, can export arbitrarily high or low.In application, in certain group, there is the output of at least one road need to be output as low, in corresponding group, driving tube control signal INn_5 just must be in height, with the upper driving tube 5 that makes to share in closed condition, if certain road output is low like this, it is high that the lower driving tube of its correspondence drives signal IN6_n, and corresponding lower driving tube 6 is just opened, and now the output terminal on this road is output as low; For non-low other road on the same group that shares upper pipe of output, it is also low that the lower driving tube of its correspondence drives signal IN6_n, and corresponding lower driving tube 6 is closed, and is closed, so now these are exported in high-impedance state owing to sharing upper pipe.But, when the mono-tunnel output of Nei You is on the same group need to be high time, owing to sharing the unlatching of upper driving tube 5, all lower driving tubes 6 on the same group must the while in closed condition.In other words, all outputs on the same group can only be height simultaneously.
Owing to sharing the existence of upper driving tube, when having the output signal at least one road in output on the same group, be low, it is low or in high-impedance state that other output state on the same group just can only be all, and can not as traditional output-stage circuit, can be arbitrary state.Because the upper driving tube between exporting on the same group shares, once the output of You Yi road needs, for high, mean that the upper driving tube IN5 connecing in all outputs is on the same group in opening.Like this, once that other road is output as is low, the lower driving tube IN6 of corresponding output just also will be in opening, will be formed on like this path between high-voltage power supply VPP and the ground GND of this output stage.Think the appearance of avoiding this situation, when one group of output Zhong You mono-tunnel is output as when high, the lower driving tube IN6 of all outputs on the same group must close; In like manner, one group of output Zhong You, mono-tunnel output is defined as when low, and the upper driving tube of all outputs is on the same group closed simultaneously.Also,, in same group of output, can not there is high or low signal output simultaneously.
Claims (4)
1. the shared low-power dissipation high pressure driving circuit of efferent duct, comprises the level shifting circuit for driving upper driving tube grid, upper driving tube and multiple lower driving tube; Described lower driving tube, by independently low-voltage control signal control, is characterized in that: described multiple lower driving tubes share a upper driving tube, between each lower driving tube and upper driving tube, by isolating diode, isolate.
2. the shared low-power dissipation high pressure driving circuit of efferent duct according to claim 1, it is characterized in that: the every road output of described high-voltage driving circuit OUT is connected with lower driving tube drain electrode separately, and be connected with the upper driving tube drain electrode sharing by isolating diode, between all output OUT, by a forward diode, a backward dioded, isolate.
3. the shared low-power dissipation high pressure driving circuit of efferent duct according to claim 1 and 2, is characterized in that: described high-voltage driving circuit comprises many group level shifting circuit, upper driving tube and multiple lower driving tubes; Multiple output OUT states of each group are identical.
4. the shared low-power dissipation high pressure driving circuit of efferent duct according to claim 3, is characterized in that: described output OUT state is overall height, complete low and high resistant.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410006056.8A CN103761940A (en) | 2014-01-07 | 2014-01-07 | Low-power-consumption high-voltage driving circuit shared by output pipes |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410006056.8A CN103761940A (en) | 2014-01-07 | 2014-01-07 | Low-power-consumption high-voltage driving circuit shared by output pipes |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN103761940A true CN103761940A (en) | 2014-04-30 |
Family
ID=50529169
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410006056.8A Pending CN103761940A (en) | 2014-01-07 | 2014-01-07 | Low-power-consumption high-voltage driving circuit shared by output pipes |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103761940A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109151538A (en) * | 2018-09-17 | 2019-01-04 | 深圳Tcl新技术有限公司 | Image display method, device, smart television and readable storage medium storing program for executing |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH11143426A (en) * | 1997-11-07 | 1999-05-28 | Nec Corp | Low power consumption output circuit |
| WO2002091343A1 (en) * | 2001-05-03 | 2002-11-14 | Orion Electric Co., Ltd. | High-voltage output circuit for a driving circuit of a plasma |
| CN100447837C (en) * | 2005-10-14 | 2008-12-31 | 四川世纪双虹显示器件有限公司 | Method for improving scan pulse voltage to reduce power consumption |
| WO2010058469A1 (en) * | 2008-11-20 | 2010-05-27 | 日立プラズマディスプレイ株式会社 | Flat-panel display driving circuit |
| CN202383977U (en) * | 2011-12-01 | 2012-08-15 | 四川长虹电器股份有限公司 | Driving structure of plasma display screen line scanning chip |
-
2014
- 2014-01-07 CN CN201410006056.8A patent/CN103761940A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH11143426A (en) * | 1997-11-07 | 1999-05-28 | Nec Corp | Low power consumption output circuit |
| WO2002091343A1 (en) * | 2001-05-03 | 2002-11-14 | Orion Electric Co., Ltd. | High-voltage output circuit for a driving circuit of a plasma |
| CN100447837C (en) * | 2005-10-14 | 2008-12-31 | 四川世纪双虹显示器件有限公司 | Method for improving scan pulse voltage to reduce power consumption |
| WO2010058469A1 (en) * | 2008-11-20 | 2010-05-27 | 日立プラズマディスプレイ株式会社 | Flat-panel display driving circuit |
| CN202383977U (en) * | 2011-12-01 | 2012-08-15 | 四川长虹电器股份有限公司 | Driving structure of plasma display screen line scanning chip |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109151538A (en) * | 2018-09-17 | 2019-01-04 | 深圳Tcl新技术有限公司 | Image display method, device, smart television and readable storage medium storing program for executing |
| US11178313B2 (en) | 2018-09-17 | 2021-11-16 | Shenzhen Tcl New Technology Co., Ltd. | Image display method, image display device, smart TV and readable storage medium |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105139816B (en) | Gate driving circuit | |
| US11984085B2 (en) | Shift register unit, gate driving circuit, display device and driving method | |
| CN105469763B (en) | Drive element of the grid, gate driving circuit and display device | |
| CN103137081B (en) | Display panel gate driving circuit and display screen | |
| US8711132B2 (en) | Display panel and gate driving circuit and driving method for gate driving circuit | |
| CN102759833B (en) | Array substrate and display device | |
| CN104464618B (en) | AMOLED drive device and drive method | |
| CN101783124A (en) | Grid electrode driving circuit unit, a grid electrode driving circuit and a display device | |
| CN103813107A (en) | Multichannel high-definition video overlapping method based on FPGA (field programmable gata array) | |
| CN105185332A (en) | Liquid crystal display panel, driving circuit thereof and manufacturing method thereof | |
| WO2021023201A1 (en) | Pixel array, array substrate, and display device | |
| JP2018531429A (en) | Wide viewing angle panel and display device | |
| JP2018531429A6 (en) | Wide viewing angle panel and display device | |
| CN102446490A (en) | Active type low-power-consumption display system of organic light emitting diode | |
| CN1953017A (en) | Plasma display panel drive circuit and plasma display | |
| CN105355180A (en) | Display panel and control circuit | |
| CN103199513B (en) | Electrostatic discharge protective circuit, display unit and electrostatic protection method | |
| CN109658902B (en) | Liquid crystal display device and the method and electronic equipment for improving panel flash | |
| CN104635396A (en) | Pixel structure, array substrate, liquid crystal panel and pixel driving method | |
| CN104965363A (en) | TFT substrate and liquid crystal panel | |
| CN105093602A (en) | Liquid crystal display panel and driving method thereof | |
| CN101026716A (en) | Method for configuring high resolution spliced television curtain wall | |
| CN103544926A (en) | Liquid crystal display panel and display device | |
| CN103280176A (en) | Vertical shifting register, control method thereof, IC (Integrated Circuit) chip and TFT (Thin Film Transistor) panel | |
| WO2017121147A1 (en) | Gate drive circuit and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20140430 |
|
| RJ01 | Rejection of invention patent application after publication |