CN103744807A - Memory card access control system based on programmable logic device - Google Patents

Memory card access control system based on programmable logic device Download PDF

Info

Publication number
CN103744807A
CN103744807A CN201310648946.4A CN201310648946A CN103744807A CN 103744807 A CN103744807 A CN 103744807A CN 201310648946 A CN201310648946 A CN 201310648946A CN 103744807 A CN103744807 A CN 103744807A
Authority
CN
China
Prior art keywords
programmable logic
storage card
access control
logic device
pld
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201310648946.4A
Other languages
Chinese (zh)
Other versions
CN103744807B (en
Inventor
王伙荣
周晶晶
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xian Novastar Electronic Technology Co Ltd
Original Assignee
Xian Novastar Electronic Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xian Novastar Electronic Technology Co Ltd filed Critical Xian Novastar Electronic Technology Co Ltd
Priority to CN201310648946.4A priority Critical patent/CN103744807B/en
Publication of CN103744807A publication Critical patent/CN103744807A/en
Application granted granted Critical
Publication of CN103744807B publication Critical patent/CN103744807B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

The invention relates to a memory card access control system based on a programmable logic device. The memory card access control system comprises the programmable logic device, a storage card slot and a communication port. The programmable logic device comprises a hardware logic part and an embedded soft kernel processor. The storage card slot is electrically connected with the hardware logic part of the programmable logic device and is used for allowing a storage card to be connected in an inserting mode. The communication port is electrically connected with the hardware logic part of the programmable logic device. When the storage card is inserted in the storage card slot and works in a data transmission mode, the embedded soft kernel processor is in charge of access control of the storage card and does not conduct transmission of data written/read in the storage card with the hardware logic part. According to the memory card access control system based on the programmable logic device, the embedded soft kernel processor is in charge of access control of the storage card and does not conduct transmission of data written/read in the storage card with the hardware logic part, so that the data transmission broad width of the storage card is fully used, and the access speed of the storage card is increased. Meanwhile, the system cost can be better lowered, and the minimization of products is facilitated.

Description

Storage card access control system based on programmable logic device (PLD)
Technical field
The present invention relates to storage card access control technology field, particularly a kind of storage card access control system based on programmable logic device (PLD).
Background technology
At existing mobile memory card, for example in SD card access control design proposal, system architecture has following two schemes: 1, microcontroller (MCU) is directly accessed SD card; 2, based on microcontroller+FPGA access SD card.
In actual use, the shortcoming of above-mentioned two schemes is apparent.To scheme 1, no matter SD card is operated in SPI(Serial Peripheral Interface, Serial Peripheral Interface (SPI)) pattern or SD pattern, speed is all very low, because it is all by GPIO(General Purpose Input Output that all signal wires comprise clock signal, universal input/output) operate, cause clock signal to be difficult to reach 50MHz, actual data rate also just cannot reach 25MB/S.To scheme 2, although FPGA direct control SD card can guarantee that the clock of SD card reaches 50MHz, but this scheme has speed bottle-neck clearly, the data communication speed between microcontroller and FPGA is lower, finally causes actual SD access speed still far below 25MB/S.From SD1.10 standard, start the standard to SD2.0, the maximum transfer speed of SD card support rises to existing 25MB/S by original 12.5MB/S, and above-mentioned two schemes all cannot be given full play to the speed advantage of SD card, limited to a great extent the usable range of SD card.
Summary of the invention
Therefore,, for solving the deficiencies in the prior art, the present invention proposes a kind of storage card access control system based on programmable logic device (PLD).
Particularly, a kind of storage card access control system based on programmable logic device (PLD) that one embodiment of the invention proposes, comprising: programmable logic device (PLD), memory card slot and PORT COM.Wherein, programmable logic device (PLD) comprises hardware logic part and embedded software core processor; Memory card slot is electrically connected to the hardware logic part of programmable logic device (PLD) and for the storage card of pegging graft; PORT COM is electrically connected to the hardware logic part of programmable logic device (PLD).In addition, described embedded software core processor for send access control order to hardware logic part to send storage card to, partly to receive storage card response access control order and the command response signals that provides the command response signals receiving is carried out to verifying correctness and startup and control hardware logical gate and carry out the data transmission between storage card and PORT COM from hardware logic.
In addition, a kind of storage card access control system based on programmable logic device (PLD) that another embodiment of the present invention proposes, comprising: programmable logic device (PLD), memory card slot and PORT COM.Wherein, programmable logic device (PLD) comprises hardware logic part and embedded software core processor; Memory card slot is electrically connected to the hardware logic part of programmable logic device (PLD) and for the storage card of pegging graft; PORT COM is electrically connected to the hardware logic part of programmable logic device (PLD).In addition,, when storage card is plugged in memory card slot and is operated in data-transmission mode, embedded software core processor is responsible for the access control of storage card but and between hardware logic part, is not transmitted the write/read data of storage card.
As from the foregoing, the embodiment of the present invention due to embedded software core processor be responsible for storage card access control but and between hardware logic part, do not carry out the transmission of storage card write/read data, therefore can make full use of the data transfer bandwidth of storage card, the access speed of lifting storage card, be also more conducive to reduce the miniaturization of system cost and product simultaneously.
By the detailed description below with reference to accompanying drawing, it is obvious that other side of the present invention and feature become.But it should be known that the only object design for explaining of this accompanying drawing, rather than as the restriction of scope of the present invention, this is because it should be with reference to additional claim.Should also be appreciated that, unless otherwise noted, the unnecessary accompanying drawing of drawing to scale, they only try hard to illustrate conceptually structure described herein and flow process.
Accompanying drawing explanation
Below in conjunction with accompanying drawing, the specific embodiment of the present invention is described in detail.
Fig. 1 is the configuration diagram of a kind of storage card access control system based on programmable logic device (PLD) of the embodiment of the present invention.
Fig. 2 is that the coherent signal of the part of hardware logic shown in Fig. 1 flows to schematic diagram.
Embodiment
For above-mentioned purpose of the present invention, feature and advantage can be become apparent more, below in conjunction with accompanying drawing, the specific embodiment of the present invention is described in detail.
Refer to Fig. 1, the configuration diagram of a kind of storage card access control system based on programmable logic device (PLD) that it is the embodiment of the present invention.As shown in Figure 1, the storage card access control system 10 based on programmable logic device (PLD) of the present embodiment comprises: programmable logic device (PLD) 11, memory card slot 13 and PORT COM 15.Wherein, programmable logic device (PLD) 11 comprises hardware logic part 111 and embedded software core processor 113.Programmable logic device (PLD) 11 can be field programmable gate array (Field Programmable Gate Array, FPGA) device etc., embedded software core processor 113 can be 16 or 32 reduced instruction set computers (RSIC) soft-core processor, such as 32 RSIC NiosII series soft-core processors etc.; Memory card slot 13 is for the storage card of pegging graft, for example, for the SD card of pegging graft (Secure Digital Memory Card, safe digital card), mmc card (Multimedia Card, multimedia card), CF card (Compact Flash, compact flash card) or TF card (TransFLash) etc., PORT COM 15 is such as being network interface or USB mouth etc.It should be noted that, each functional module herein be not used for limiting for example the present invention.
Hold above-mentionedly, memory card slot 13 is electrically connected to the hardware logic part 111 of programmable logic device (PLD) 11, and PORT COM 15 is electrically connected to the hardware logic part 111 of programmable logic device (PLD) 11.One of invention thought of the present invention is: embedded software core processor 113 is responsible for being plugged in the transmission of access control order of storage card of memory card slot 13, the reception of command response signals and check and startup and control hardware logical gate 111 complete the data transmission between storage card and PORT COM 15, its hardware logic part 111 not direct and programmable logic device (PLD) 11 is carried out data transmission (being also the not between transmission of write/read data of storage card), therefore can eliminate the speed bottle-neck based on microcontroller+FPGA access storage card in prior art.
For ease of understanding, FPGA device, Nios II series soft-core processor and the SD card storage card access control system based on programmable logic device (PLD) of giving an example to describe in detail the embodiment of the present invention as programmable logic device (PLD) 11, embedded software core processor 113 and storage card will be usingd below.
Particularly, the hardware logic part 111 of Nios II series soft-core processor and FPGA device coordinates the access control realizing SD card, and data rate can be up to 25MB/S.Under data-transmission mode, Nios II series soft-core processor is responsible for starting and control data transmission, between Nios II series soft-core processor and the hardware logic part 111 of FPGA, do not carry out data transmission, directly by the hardware logic part 111 starting and control FPGA, complete the data transmission between SD card and PORT COM 15.
Please also refer to Fig. 1 and Fig. 2, between SD card and PORT COM 15, add double-port RAM or fifo buffer (FIFO) to do data buffer storage 1110.The hardware logic part 111 of FPGA is responsible for the download transmission of access control order, data transmission and CRC (Cyclic Redundancy Check, CRC) that the reception of command response signals is uploaded, carried out between SD card and PORT COM 15 calculate and verification.For example double-port RAM 1112 is done access control command download and command response signals is uploaded between Nios II series soft-core processor and the hardware logic part 111 of FPGA, to utilize the second data buffer storage.Certainly, the second data buffer storage also can adopt fifo buffer to reach identical or close function and effect.
Below by the SD card access control process specifically describing based on FPGA device:
After SD card is plugged in memory card slot 13 and powers on, first carry out initial configuration, complete SD card and through card certification mode (card identification mode), finally enter into data-transmission mode (data transfer mode) by unactivated state (inactive state).Under data-transmission mode:
(1) Nios II series soft-core processor sends the access control orders such as read/write data to the double-port RAM 1112 of the hardware logic part 111 of FPGA, by the hardware logic part 111 of FPGA, send access control order to SD card formation logic access settling signal, whether Nios II series soft-core processor is inquired about this logical access settling signal by GPIO interface and is completed or overtime to confirm that access control order transmits.
(2) after the access control orders such as read/write data that the hardware logic part 111 of SD clamping receipts FPGA transmits, for the access control order that receives of response generates command response signals and is sent to the double-port RAM 1112 in the hardware logic part 111 of FPGA, the hardware logic part 111 of FPGA can be accessed settling signal by formation logic, and the command response signals receiving is carried out to CRC check to generate CRC check status signal, whether Nios II series soft-core processor is inquired about this logical access settling signal by GPIO interface correct to confirm the CRC check state of command response message to confirm whether command response signals reception completes and inquire about CRC check status signal, and whether confirm that CRC check receives corresponding Bit (position) value of the command response signals that command response signals and check receive after correct from double-port RAM 1112 correct.
(3), after Nios II series soft-core processor passes through the verifying correctness of command response signals, start and the hardware logic part 111 of controlling FPGA is carried out the data transmission between SD card and PORT COM 15.In data transmission procedure, if write data to SD card, the hardware logic part 111 of FPGA is obtained data from PORT COM 15 and is stored to data buffer storage 1110 and calculates CRC, and data and 16 CRC+ position of rests are sent to SD card, formation logic access settling signal; If from SD card read data, the hardware logic part 111 of FPGA is taken out data to data buffer storage 1110 and calculates CRC, 16 CRC+ position of rests of reception and carry out CRC check from SD card, after CRC proofreaies and correct correctly, send data to PORT COM 15, the hardware logic part 111 of FPGA can production CRC check status signal and logical access settling signals in addition.Whether Nios II series soft-core processor can confirm whether the transmission of SD card data or reception complete, inquire about CRC check status signal by GPIO interface query logic access settling signal correct to confirm CRC check state.In addition,, if polylith (block) read/write operation, Nios II series soft-core processor also needs to send the command response signals that stops transmission command acceptance inspection SD card.
Access control process from above-mentioned SD card, the framework of a kind of hardware logic part based on Nios II series soft-core processor+FPGA that the embodiment of the present invention proposes is realized design proposal that the high speed access of SD card the controls SD card clock can be by data transmission time and is promoted to 50MHz, wherein Nios II series soft-core processor be responsible for SD card access control but directly and the hardware logic of FPGA partly carry out data transmission, eliminated the speed bottle-neck based on microcontroller+FPGA access SD card, make transmission bandwidth can really reach the maximum 25MB/S supporting of SD, make full use of the transmission bandwidth of SD card, also be more conducive to reduce the miniaturization of system cost and product simultaneously.
Applied specific case herein and set forth the present invention is based on principle and the embodiment of the storage card access control system of programmable logic device (PLD), the explanation of above embodiment is just for helping to understand method of the present invention and core concept thereof; Meanwhile, for one of ordinary skill in the art, according to thought of the present invention; all will change in specific embodiments and applications; in sum, this description should not be construed as limitation of the present invention, and protection scope of the present invention should be as the criterion with appended claim.

Claims (10)

1. the storage card access control system based on programmable logic device (PLD), is characterized in that, comprising:
Programmable logic device (PLD), comprises hardware logic part and embedded software core processor;
Memory card slot, is electrically connected to the described hardware logic part of described programmable logic device (PLD) and for the storage card of pegging graft;
PORT COM, is electrically connected to the hardware logic part of described programmable logic device (PLD);
Wherein, described embedded software core processor for send access control order to described hardware logic part to send described storage card to, partly to receive that described storage card responds described access control order and the command response signals that provides the described command response signals receiving is carried out verifying correctness and started and control described hardware logic and partly carry out the data transmission between described storage card and described PORT COM from described hardware logic.
2. the storage card access control system based on programmable logic device (PLD) as claimed in claim 1, is characterized in that, described hardware logic partly comprises data buffer storage, is arranged between described memory card slot and described PORT COM.
3. the storage card access control system based on programmable logic device (PLD) as claimed in claim 2, is characterized in that, described data buffer storage is double-port RAM or fifo buffer.
4. the storage card access control system based on programmable logic device (PLD) as claimed in claim 1, is characterized in that, described hardware logic partly comprises the second data buffer storage, for the download of described access control order and uploading of described command response signals.
5. the storage card access control system based on programmable logic device (PLD) as claimed in claim 1, is characterized in that, described hardware logic part is also calculated and verification for CRC.
6. the storage card access control system based on programmable logic device (PLD) as claimed in claim 1, is characterized in that, described programmable logic device (PLD) is FPGA device.
7. the storage card access control system based on programmable logic device (PLD) as claimed in claim 6, is characterized in that, described embedded software core processor is 16 or 32 reduced instruction set computer soft-core processors.
8. the storage card access control system based on programmable logic device (PLD) as claimed in claim 1, is characterized in that, described memory card slot be used for pegging graft SD card, mmc card, CF card or TF card.
9. the storage card access control system based on programmable logic device (PLD), is characterized in that, comprising:
Programmable logic device (PLD), comprises hardware logic part and embedded software core processor;
Memory card slot, is electrically connected to the described hardware logic part of described programmable logic device (PLD) and for the storage card of pegging graft;
PORT COM, is electrically connected to the hardware logic part of described programmable logic device (PLD);
Wherein, when described storage card is plugged in described memory card slot and is operated in data-transmission mode, described embedded software core processor is responsible for the access control of described storage card but and between described hardware logic part, is not transmitted the write/read data of described storage card.
10. the storage card access control system based on programmable logic device (PLD) as claimed in claim 9, is characterized in that, described programmable logic device (PLD) is FPGA device.
CN201310648946.4A 2013-12-04 2013-12-04 Storage card based on PLD accesses control system Active CN103744807B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201310648946.4A CN103744807B (en) 2013-12-04 2013-12-04 Storage card based on PLD accesses control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310648946.4A CN103744807B (en) 2013-12-04 2013-12-04 Storage card based on PLD accesses control system

Publications (2)

Publication Number Publication Date
CN103744807A true CN103744807A (en) 2014-04-23
CN103744807B CN103744807B (en) 2016-10-19

Family

ID=50501825

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310648946.4A Active CN103744807B (en) 2013-12-04 2013-12-04 Storage card based on PLD accesses control system

Country Status (1)

Country Link
CN (1) CN103744807B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105868082A (en) * 2016-06-01 2016-08-17 广东楚天龙智能卡有限公司 Non-contact CPU (Central Processing Unit) card communication monitor
CN106445844A (en) * 2016-11-25 2017-02-22 广东远峰电子科技股份有限公司 Data protection method and device for expansion card

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101021551A (en) * 2006-10-27 2007-08-22 东莞理工学院 Intelligent comprehensive electronic measuring instrument
CN201130860Y (en) * 2007-12-19 2008-10-08 华东电网有限公司 Built-in converting station multi-cycle dynamic electric energy quality on-line analysis apparatus
CN101833424A (en) * 2010-03-26 2010-09-15 中国科学院光电技术研究所 High speed storage and transmission device based on FPGA
CN103324589A (en) * 2013-06-26 2013-09-25 四川九洲电器集团有限责任公司 SD (secure digital memory card) control system

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101021551A (en) * 2006-10-27 2007-08-22 东莞理工学院 Intelligent comprehensive electronic measuring instrument
CN201130860Y (en) * 2007-12-19 2008-10-08 华东电网有限公司 Built-in converting station multi-cycle dynamic electric energy quality on-line analysis apparatus
CN101833424A (en) * 2010-03-26 2010-09-15 中国科学院光电技术研究所 High speed storage and transmission device based on FPGA
CN103324589A (en) * 2013-06-26 2013-09-25 四川九洲电器集团有限责任公司 SD (secure digital memory card) control system

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105868082A (en) * 2016-06-01 2016-08-17 广东楚天龙智能卡有限公司 Non-contact CPU (Central Processing Unit) card communication monitor
CN106445844A (en) * 2016-11-25 2017-02-22 广东远峰电子科技股份有限公司 Data protection method and device for expansion card
CN106445844B (en) * 2016-11-25 2024-03-22 远峰科技股份有限公司 Data protection method and device for expansion card

Also Published As

Publication number Publication date
CN103744807B (en) 2016-10-19

Similar Documents

Publication Publication Date Title
US7624216B2 (en) Host controller
US8055808B2 (en) Semiconductor memory device and control method for semiconductor memory device
US7657692B2 (en) High-level bridge from PCIE to extended USB
US8200862B2 (en) Low-power USB flash card reader using bulk-pipe streaming with UAS command re-ordering and channel separation
CN109313617A (en) Load reduced non-volatile memory interface
US10762003B2 (en) State change in systems having devices coupled in a chained configuration
KR100845525B1 (en) Memory card system, method transferring data thereof, and semiconductor memory device
KR20130042370A (en) Test method for ufs interface and memory device testing by the same method
KR20200093362A (en) Memory system and operating method thereof
US20080288698A1 (en) Card reader controlling apparatus based on secure digital protocol
CN104425041A (en) Storage tester capable of individual control for a plurality of storage
US11829626B2 (en) Storage device and operating method of storage device
CN114625683A (en) Encoded on-die termination for efficient multi-package termination
CN107315698A (en) From the collision detection of storage facilities
CN106776467B (en) SPI FLASH control chip for command receiving system
US9804983B2 (en) Controlling method, connector, and memory storage device
US20220147254A1 (en) Ufs device, method of operating the ufs device, and system including the ufs device
CN103744807A (en) Memory card access control system based on programmable logic device
US8245024B2 (en) Booting in systems having devices coupled in a chained configuration
CN105094886A (en) Device and method for burning serial number to lower computer containing RS (Recommended Standard) 485 bus from PC (Personal Computer) machine
TW201344444A (en) Motherboard and data processing method thereof
CN111143898B (en) Data protection method for pluggable memory device
US20230169028A1 (en) Bridge device and data storage system
CN102142093A (en) Operation method and device for memory card
CN112988449B (en) Device and method for writing page group data into flash memory module

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CP03 Change of name, title or address
CP03 Change of name, title or address

Address after: 710075 DEF101, Zero One Square, Xi'an Software Park, No. 72 Zhangbajie Science and Technology Second Road, Xi'an High-tech Zone, Shaanxi Province

Patentee after: XI'AN NOVASTAR TECH Co.,Ltd.

Address before: 710075 Qinfengge D District 401, Xi'an Software Park, 68 Science and Technology Second Road, Xi'an High-tech Zone, Shaanxi Province

Patentee before: Xi'an NovaStar Tech Co.,Ltd.