CN103729522A - Design method for reducing intensive board card components - Google Patents

Design method for reducing intensive board card components Download PDF

Info

Publication number
CN103729522A
CN103729522A CN201410025404.6A CN201410025404A CN103729522A CN 103729522 A CN103729522 A CN 103729522A CN 201410025404 A CN201410025404 A CN 201410025404A CN 103729522 A CN103729522 A CN 103729522A
Authority
CN
China
Prior art keywords
board
psoc
iic
resistance
design method
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201410025404.6A
Other languages
Chinese (zh)
Inventor
王永欢
薛广营
黄小东
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Inspur Electronic Information Industry Co Ltd
Original Assignee
Inspur Electronic Information Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inspur Electronic Information Industry Co Ltd filed Critical Inspur Electronic Information Industry Co Ltd
Priority to CN201410025404.6A priority Critical patent/CN103729522A/en
Publication of CN103729522A publication Critical patent/CN103729522A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Combinations Of Printed Boards (AREA)

Abstract

The invention provides a design method for reducing intensive board card components, and belongs to the technical field of a server. The design method comprises the following steps: making board cards into long and narrow shapes, wherein an adopted solution is a way of driving a light emitting diode (LED) matrix through combination of a PSOC (Programmable System-on-Chip) and an LED driver; connecting control IIC of PSOC and a local burn interface ISSP together, i.e., connecting P1_5 and P1_2 of the PSOC together, and simultaneously connecting P1_7 and P1_1 together; and welding a cable connector through which the board cards are mutually connected to a burner miniprog of the PSOC. The design method disclosed by the invention can reduce board card size and layout difficulty by reducing the number of the intensive board card components,, and simultaneously the purpose of saving cost is achieved.

Description

A kind of method for designing that reduces intensive board element
 
Technical field
The present invention relates to server technology field, specifically a kind of method for designing that reduces intensive board element.
Background technology
Along with the development of science and technology, increasing electronic product starts to portability, and intelligent direction changes.Server as the infrastructure of the industries such as internet, finance also starts to miniaturization, low-power consumption future development.What bring is that board size is more and more less thereupon, and functional requirement becomes increasingly complex, and Hardware Engineer's design has been proposed to acid test more.The element that how to utilize limited board space and try one's best few is realized more more complicated functions, becomes one of key factor of a product success.
Present stage, board size was more and more less, and conventional way is:
While 1, selecting material, select the element that package dimension is little as far as possible.But above-mentioned way can increase layout
Difficulty, simultaneously board difficulty of processing can increase greatly.
2, delete some elements (such as resistance, electric capacity), but this way can make the function of board reduce as far as possible, or the increase of the difficulty of debugging, also may cause the stability of board to weaken simultaneously, increase risk.
Summary of the invention
In order to improve above-mentioned situation, the components and parts that existed above rational multiplexing board, can effectively reduce the element of board, thereby do not reducing under the prerequisite of board function, what board was designed is less, the object of this invention is to provide a kind of method for designing that reduces intensive board element, utilize the interconnected signal of board and higher level's board, multiplexing board and the interconnected connector of higher level's board are the local cd-rom recorder of board element.
Reduce a method for designing for intensive board element, it is characterized in that comprising the following steps:
A, board is made to long and narrow shape, the solution of taking is the mode of PSOC+LED driver combination driving LED matrix;
B, the control IIC of PSOC is connected together with local burning interface ISSP, together with the P1_5 that is about to PSOC receives with P1_2, together with P1_7 being received with P1_1 simultaneously;
C, the interconnected wire and cable connector of board is welded to the cd-rom recorder miniprog of PSOC.
Further, at this, the IIC of the PSOC above board is provided with the resistance of the pull high that is not less than 47K.
Further, the resistance of pull high is put on higher level's board of this board, resistance is 470ohm.
Further, when web joint card connector and higher level's board, the IIC being connected with this board due to higher level's board is by 470ohm resistance pull high, and and the 5.6K dividing potential drop of PSOC inside after, still can be by IIC pull high to the level that can normally work.
The invention has the beneficial effects as follows:
The signal that the method flexible utilization board and higher level's board are interconnected, multiplexing board and the interconnected connector of higher level's board are the local cd-rom recorder of board element.By realization, reduce intensive board number of elements, to reach, reduce board size and reduce layout difficulty, simultaneously also can cost-effective object;
Utilize the method can limited space and the existing element of maximum using board, realize abundanter function, thereby make design reach optimum.
Accompanying drawing explanation
Accompanying drawing 1 is the mode schematic diagram of PSOC+LED driver combination driving LED matrix;
The pin definition schematic diagram of the burning interface that accompanying drawing 2 is PSOC;
Accompanying drawing 3 is the definition schematic diagram of the pin of the interconnected connector of board and higher level's board;
Accompanying drawing 4 is pin connection diagram of the present invention.
Embodiment
With reference to the accompanying drawings, content of the present invention is described to its implementation and the course of work with instantiation.
The board of this design is a kind of LED matrix light path diagnostic module, due to the demand of complete machine, board need to be done to long and narrow shape.The solution of taking is the mode of PSOC+LED driver combination driving LED matrix, as Fig. 1.
Because the PCB area of board is very little, the quantity of LED is also very many, and the board back side is limit for height simultaneously, can not put components and parts, so cause not having position to put the local cd-rom recorder of PSOC (the cd-rom recorder encapsulation of PSOC is larger) above board.Although can pass through the mode burning firmware of off-line burning, bring very large trouble can to so follow-up debugging and firmware edition upgrading.
Through researching and analysing the pin definition of the burning interface of finding PSOC, be respectively VDD, XRES, SDA, SCL, GND, wherein SDA and SCL are the signals that belongs to the local burning interface ISSP of PSOC (In-System Serial Programming), as Fig. 2:
And the pin of the interconnected connector of this board and higher level's board is defined as follows, SDA wherein, SCL is the signal of the IIC that upgrades for the control of PSOC and firmware:
Although the analysis found that both connector type difference are very large, but be useful VDD, XRES, these three signals of GND, and through checking that the spec of PSOC confirms that both rs 232 serial interface signals also can share, the control IIC that is about to PSOC connects together with local burning interface ISSP, together with soon the P1_5 of PSOC receives with P1_2, together with P1_7 being received with P1_1, as Fig. 4 simultaneously:
There is above-mentioned condition, just the interconnected wire and cable connector of board can be welded to the cd-rom recorder miniprog of PSOC.
So just can to PSOC, carry out burning by the connector above board, with regard to having avoided, there is no local this problem of cd-rom recorder of space arrangement like this.
Due to the P1_1 of PSOC, P1_2 inside is to have 5.6K resistance pull low, so the IIC of the PSOC above board is the resistance that can not have the pull high that is less than 47K at this.Reason is that resistance meeting and the PSOC internal resistance dividing potential drop of pull high causes SDA in burning process, to be clamped to an abnormal level, causes the problems such as burning failure.And the IIC of PSOC must have pull high resistance normally to work, so the resistance of pull high is put on higher level's board of this board, resistance is 470ohm.
When connecting the burning interface of cd-rom recorder miniprog of PSOC and card connector, owing to only having the pull low resistance of PSOC inside on the ISSP interface above board, do not affect burning process like this, can realize the local burning of PSOC.
When web joint card connector and higher level's board, the IIC being connected with this board due to higher level's board is by 470ohm resistance pull high, and and after the 5.6K dividing potential drop of PSOC inside, still can be by IIC pull high to the level that can normally work, so can realize the remote update to the control of PSOC and firmware by IIC.

Claims (4)

1. reduce a method for designing for intensive board element, it is characterized in that comprising the following steps:
A, board is made to long and narrow shape, the solution of taking is the mode of PSOC+LED driver combination driving LED matrix;
B, the control IIC of PSOC is connected together with local burning interface ISSP, together with the P1_5 that is about to PSOC receives with P1_2, together with P1_7 being received with P1_1 simultaneously;
C, the interconnected wire and cable connector of board is welded to the cd-rom recorder miniprog of PSOC.
2. method for designing according to claim 1, is characterized in that at this IIC of PSOC above board is provided with the resistance of the pull high that is not less than 47K.
3. method for designing according to claim 2, is characterized in that the resistance of pull high to be put on higher level's board of this board, and resistance is 470ohm.
4. method for designing according to claim 3, it is characterized in that when web joint card connector and higher level's board, the IIC being connected with this board due to higher level's board is by 470ohm resistance pull high, and and after the 5.6K dividing potential drop of PSOC inside, still can be by IIC pull high to the level that can normally work.
CN201410025404.6A 2014-01-21 2014-01-21 Design method for reducing intensive board card components Pending CN103729522A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410025404.6A CN103729522A (en) 2014-01-21 2014-01-21 Design method for reducing intensive board card components

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410025404.6A CN103729522A (en) 2014-01-21 2014-01-21 Design method for reducing intensive board card components

Publications (1)

Publication Number Publication Date
CN103729522A true CN103729522A (en) 2014-04-16

Family

ID=50453596

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410025404.6A Pending CN103729522A (en) 2014-01-21 2014-01-21 Design method for reducing intensive board card components

Country Status (1)

Country Link
CN (1) CN103729522A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103970502A (en) * 2014-04-24 2014-08-06 浪潮电子信息产业股份有限公司 Display module of multi-physical-layer partition computer architecture based on NUMA
CN107194093A (en) * 2017-05-27 2017-09-22 郑州云海信息技术有限公司 A kind of design method of high speed board inter-connection links

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102760367A (en) * 2011-04-29 2012-10-31 中国矿业大学 PSOC-CPLD (Programmable System On Chip-Complex Programmable Logic Device) electronic comprehensive experiment device
US8547135B1 (en) * 2009-08-28 2013-10-01 Cypress Semiconductor Corporation Self-modulated voltage reference

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8547135B1 (en) * 2009-08-28 2013-10-01 Cypress Semiconductor Corporation Self-modulated voltage reference
CN102760367A (en) * 2011-04-29 2012-10-31 中国矿业大学 PSOC-CPLD (Programmable System On Chip-Complex Programmable Logic Device) electronic comprehensive experiment device

Non-Patent Citations (5)

* Cited by examiner, † Cited by third party
Title
卢勤桑等: "基于PSoC的多功能精简尺寸型LED点阵系统", 《计算机系统应用》 *
叶朝辉等: "《可编程片上系统(PSoC)原理及实训》", 31 May 2008, 清华大学出版社 *
朱晓琳等: "基于I2C接口访问的光模块系统设计", 《设计参考》 *
李晓滨: "《PSoC原理与应用设计》", 31 March 2008, 机械工业出版社 *
肖学军: "在PSoC上实现I2C Bootloader", 《EDN电子设计技术》 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103970502A (en) * 2014-04-24 2014-08-06 浪潮电子信息产业股份有限公司 Display module of multi-physical-layer partition computer architecture based on NUMA
CN107194093A (en) * 2017-05-27 2017-09-22 郑州云海信息技术有限公司 A kind of design method of high speed board inter-connection links

Similar Documents

Publication Publication Date Title
CN103927947A (en) Small-space LED display screen
CN108732438A (en) One kind being used for the measurement jig and method of general purpose I/O port
CN103729522A (en) Design method for reducing intensive board card components
CN202177894U (en) Failure diagnosis card of main board
CN105100553A (en) Camera module and electronic equipment
CN207182186U (en) It is a kind of that there is LED to show and the UI plates of versatile interface
CN102223761A (en) Combination of printed circuit boards
CN204042509U (en) Meet the lighting device of safety standard
CN104932998A (en) Mainboard
CN204680773U (en) The syndeton of connector with mixed contact and circuit board
CN203720295U (en) Reliability testing apparatus for computer external interface
CN203658515U (en) An LED system control panel testing apparatus
US20170147524A1 (en) Input/output switching method, electronic device, and system for a server
CN104793093B (en) Computer external interface reliability test device
CN206161688U (en) General test fixture of camera module
CN101369698A (en) Method for preventing power supply short circuit and circuit board burning cause by inverse connection between symmetrical plates
CN110568341A (en) System for automatically testing welding state of IO (input/output) interface function of PCBA (printed circuit board assembly) mainboard
CN202075421U (en) Screw locking detecting device
CN207586319U (en) Substitute the fool proof test controller of mouse operation
CN103347327B (en) Light-emitting diode driving board, display floater drive plate and display device
CN203433093U (en) Shift switch performance gauge
RU137751U1 (en) VEHICLE CAN BUS MODULE
CN203606662U (en) Automation connection system
CN209343333U (en) Embedded core processing module and embedded device
CN102117580A (en) Seamlessly assembled LED (Light Emitting Diode) unit board and LED display device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20140416