CN103715704A - Micro electrical network common bus voltage imbalance inhibition method - Google Patents

Micro electrical network common bus voltage imbalance inhibition method Download PDF

Info

Publication number
CN103715704A
CN103715704A CN201310722247.XA CN201310722247A CN103715704A CN 103715704 A CN103715704 A CN 103715704A CN 201310722247 A CN201310722247 A CN 201310722247A CN 103715704 A CN103715704 A CN 103715704A
Authority
CN
China
Prior art keywords
voltage
electrical network
micro
sequence
pcc
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201310722247.XA
Other languages
Chinese (zh)
Other versions
CN103715704B (en
Inventor
李永丽
张玮亚
孙广宇
靳伟
李小叶
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tianjin University
Original Assignee
Tianjin University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tianjin University filed Critical Tianjin University
Priority to CN201310722247.XA priority Critical patent/CN103715704B/en
Publication of CN103715704A publication Critical patent/CN103715704A/en
Application granted granted Critical
Publication of CN103715704B publication Critical patent/CN103715704B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E40/00Technologies for an efficient electrical power generation, transmission or distribution
    • Y02E40/50Arrangements for eliminating or reducing asymmetry in polyphase networks

Landscapes

  • Supply And Distribution Of Alternating Current (AREA)

Abstract

The invention belongs to the distributed power source control technology field in a micro electrical network system and relates to a micro electrical network common bus voltage imbalance inhibition method. According to the method, direct compensation for bus negative phase-sequence voltage at a PPC node in the micro electrical network system is carried out, each distributed power source in the micro electrical network can automatically respond to bus voltage imbalance degree at the PPC node in the micro electrical network system, adaptive adjustment of a negative phase-sequence voltage compensation controller (UVC) is carried out, so each distributed power source carries out negative phase-sequence wattless output according to the rated negative phase-sequence wattless capacity to maintain the voltage balance degree of the bus at the PCC node. Through the method, the parallel distributed power sources in the micro electrical network are enabled to have a function of imbalance voltage inhibition in the micro electrical network.

Description

A kind of micro-electrical network common bus Voltage unbalance inhibition method
Technical field
The invention belongs to distributed power source control technology field in micro-grid system, relate to a kind of common bus Voltage unbalance inhibition method based on the parallel connection of many distributed power sources.
Background technology
Being widely used of grid-connected power generation system, makes based on multiple distributed power source, and the micro-grid system of load and energy storage device becomes the elementary cell of intelligent grid.Micro-grid system is generally low-pressure system, and in low-pressure system, single-phase load is extensively to exist, and has caused the asymmetric of three-phase inverter three-phase output voltage, thereby has caused larger energy loss, affects the stability of micro-grid system.Therefore, must take measures to be suppressed, guarantee that distributed power source keeps the relative equilibrium of output voltage under unbalanced load.
IEEE and IEC have all made clear and definite regulation to the definition of Voltage unbalance degree, maximum permissible value etc. [1].In standard GB/T/T15543-2008 < < quality of power supply imbalance of three-phase voltage > > that China State Bureau of Technical Supervision promulgates, stipulate, electric power system points of common connection (Point of Common Coupling, PCC) normal voltage degree of unbalance permissible value is 2%, must not surpass 4% in short-term [2].Therefore, micro-unbalanced source voltage compensation is of crucial importance.
The micro-unbalanced power supply voltage compensation of existing low pressure mainly contains two kinds of modes, and a kind of is by series connection electric energy regulator, injects negative sequence voltage realize to circuit; Another is to adopt electric energy regulator in parallel, by injecting negative-sequence current to circuit, realizes.The former due to cost is high and affect line parameter circuit value apply less, the latter when circuit occur serious when uneven its negative-sequence current that is input to system will increase fast, in the time of seriously, can, over the output limit of electric energy regulator, cause the accident.Moreover, these two kinds common imbalance compensation devices only drop into when Voltage unbalance occurs, and are inoperative when system is normally moved, and utilization rate of equipment and installations is low, and economic benefit is poor.
Distributed power sources a large amount of in micro-electrical network are by three-phase grid-connected inverter connecting system, therefore structure and the power quality adjusting device of its inverter are similar, and utilizing distributed power source in micro-electrical network to realize that Voltage unbalance suppresses is that a kind of cost-effective quality of voltage improves scheme.
List of references
Pillay?P,Manyage?M.Definitions?of?voltage?unbalance[J].IEEE?Power?Engineering?Review,2001,21(5):50-51.
CNS GB/T15543-2008: quality of power supply imbalance of three-phase voltage [S]. Beijing: China Standard Press, 2008.
Woods the new year, Duan Shanxu, Kang Yong, Chen Jian. the modeling of no control interconnection parallel UPS and the stability analysis [J] based on droop characteristic, controlled. Proceedings of the CSEE, 2004,24 (2), 34-39.
Bao Wei, Hu Xuehao, Li Guanghui, Bao Weiyu. the improvement droop control [J] based on virtual impedance in the micro-electrical network of self. protecting electrical power system and control, 2013,41 (16), 7-13.
Wang?X,Blaabjerg?F,Chen?Z.Synthesis?of?Variable?Harmonic?Impedance?in?Inverter-Interfaced?Distributed?Generation?Unit?for?Harmonic?Damping?Throughout?a?Distribution?Network[J].Industry?Applications,IEEE?Transactions?on,2012,48(4),1407-1417.
Summary of the invention
The object of the invention is to overcome the above-mentioned deficiency of prior art, provide a kind of and utilize the distributed power source in micro-electrical network to realize Voltage unbalance inhibition, is that a kind of cost-effective quality of voltage improves scheme.Technical scheme of the present invention is as follows:
A kind of micro-electrical network common bus Voltage unbalance inhibition method, it is characterized in that, the method is carried out direct compensation to micro-grid system PCC Nodes bus negative sequence voltage, each distributed power source in micro-electrical network can be from the variation of the micro-electrical network PCC of dynamic response Nodes busbar voltage degree of unbalance, self adaptation is adjusted negative sequence voltage compensating controller (UVC), make each distributed power source idle according to its specified negative phase-sequence reactive capability output negative phase-sequence, the balance of voltage degree that maintains PCC Nodes bus, comprises the following steps:
1) step 1, detects the positive sequence voltage of micro-electrical network PCC Nodes bus in real time and negative sequence voltage
Figure BDA0000440897600000022
calculate the real-time voltage degree of unbalance coefficient of micro-electrical network PCC Nodes bus
Figure BDA0000440897600000023
2) step 2, detects i distributed power source DG in micro-electrical network in real time inegative phase-sequence output idle
Figure BDA0000440897600000024
3) step 3, works as VUB pccwhile being greater than certain default percentage, drop into negative sequence voltage compensating controller (UVC): establish
Figure BDA0000440897600000025
rated voltage degree of unbalance coefficient for micro-electrical network points of common connection (PCC); n ifor DG ithe idle distribution coefficient of negative phase-sequence; k efor Voltage unbalance degree error proportionality coefficient; k p, k ifor proportionality coefficient and the integral coefficient of PI control, DG ithe negative sequence voltage penalty coefficient of UVC:
VCR i = ( k P + k I s ) &Delta; VCR i ,
Wherein, &Delta; VCR i = k e ( VUB pcc - VUB pcc * ) - n i Q i - ;
4) step 4, by VCR iwith DG ithe negative sequence voltage of output multiplies each other and obtains DG ithe reference value of negative sequence voltage compensation;
5) step 5, obtains DG ithe reference value of negative sequence voltage compensation after, coordinate its positive sequence meritorious/frequency and REACTIVE POWER/VOLTAGE droop control, virtual impedance is controlled, synthetic DG ithe reference voltage of control system, controls laggard horizontal pulse width modulated through electric current and voltage dicyclo.
The present invention is by changing the control system of the distributed power source accessing in micro-electrical network, make distributed power source in parallel in micro-electrical network there is the function that suppresses micro-unbalanced source voltage, each distributed power source is in parallel by transmission line separately, when carrying out the uneven inhibitory control of PCC Nodes busbar voltage between each distributed power source without signal transmssion line.Two independent targets of controlling have been realized: (1) has guaranteed the quality of voltage of micro-electrical network PCC Nodes bus simultaneously; (2) distributed power source in parallel is idle according to the negative phase-sequence of the specified negative sequence compensation capability distribution output of self.The method is not only applicable to the micro-grid system under the mode of being incorporated into the power networks, also be applicable to the micro-grid system of independent operating, strengthen the control ability of distributed power source to micro-grid voltage quality, improved the quality of voltage of micro-electrical network, realized economy and the stable operation of micro-electrical network.
Accompanying drawing explanation
Fig. 1 is the micro-grid system schematic diagram that contains a plurality of distributed power sources;
Fig. 2 is primary circuit structure and the control system structure of a distributed power source;
Fig. 3 is PSCAD simulation model schematic diagram;
Fig. 4 is PCC Nodes busbar voltage degree of unbalance change curve;
Fig. 5 is two idle curves of distributed power source output negative phase-sequence;
Fig. 6 is PCC voltage curve before negative sequence voltage compensating controller drops into;
Fig. 7 is PCC voltage curve after negative sequence voltage compensating controller drops into.
Embodiment
Below in conjunction with drawings and Examples, the present invention will be described.
Many distributed power sources of one embodiment of the invention parallel system comprises that several distributed power sources in parallel are connected on same micro-electrical network bus by PCC, and busbar voltage is 400V, as shown in Figure 1.Distributed power source comprises the micro-source of direct current, three-phase full-bridge inverter, LC filter circuit and control system.As shown in Figure 2, the control strategy of every distributed power source comprise positive sequence meritorious/frequency and REACTIVE POWER/VOLTAGE droop control, virtual impedance is controlled and Voltage unbalance inhibitory control.Gain merit/frequency of positive sequence and REACTIVE POWER/VOLTAGE droop control are guaranteed output voltage level and the power level of each distributed power source; Virtual impedance is controlled the control effect that guarantees gain merit/frequency of positive sequence and REACTIVE POWER/VOLTAGE droop control by additional impedance in distributed electrical source control system; Voltage unbalance inhibitory control detects the Voltage unbalance degree VUB at PCC place in real time pcc, work as VUB pccin the time of>=2%, start, the Voltage unbalance degree that each distributed power source maintains PCC place by quick adjustment maintains setting level.
1. the Voltage unbalance inhibition method of the many distributed power sources parallel connection in micro-electrical network, comprises the following steps:
(1) as shown in Figure 2, each distributed power source detects the positive sequence voltage of micro-electrical network PCC Nodes bus in real time
Figure BDA0000440897600000031
and negative sequence voltage
Figure BDA0000440897600000032
form the real-time voltage degree of unbalance constant of micro-electrical network PCC Nodes bus
Figure BDA0000440897600000033
1) the control system collection of distributed power source outlet voltage v cabc=[v cav cbv cc] twith outlet current i cabc=[i cai cbi cc] t.According to symmetrical component method, in three-phase circuit, any asymmetric three-phase voltage or electric current all can resolve into by symmetrical component method the component of three groups of three-phase symmetricals, i.e. positive sequence, negative phase-sequence and zero-sequence component.In phase three-wire three circuit, owing to there is no zero sequence path, therefore do not have zero-sequence current, and residual voltage also can be ignored on the impact of micro-grid system.From instantaneous symmetrical component method, instantaneous voltage positive sequence component and negative sequence component
Figure BDA0000440897600000035
can be expressed as,
v Cabc + = &lsqb; v Ca + v Cb + v Cc + &rsqb; T = T + &lsqb; v Ca v Cb v Cc &rsqb; T v Cabc - = &lsqb; v Ca - v Cb - v Cc - &rsqb; T = T - &lsqb; v Ca v Cb v Cc &rsqb; T ,
Transient current positive sequence component and negative sequence component can be expressed as,
i Cabc + = &lsqb; i Ca + i Cb + i Cc + &rsqb; T = T + &lsqb; i Ca i Cb i Cc &rsqb; T i Cabc - = &lsqb; i Ca - i Cb - i Cc - &rsqb; T = T - &lsqb; i Ca i Cb i Cc &rsqb; T .
Wherein T + = 1 3 1 a a 2 a 2 1 a a a 2 1 , T - = 1 3 1 a 2 a a 1 a 2 a 2 a 1 , And a = e j 2 3 &pi; .
2) by abc → α β conversion, this output voltage and output current are converted into v c α βand i c α β:
v C&alpha;&beta; = &lsqb; v C&alpha; v C&beta; &rsqb; T = T abc &RightArrow; &alpha;&beta; &lsqb; v Ca v Cb v Cc &rsqb; T i C&alpha;&beta; = &lsqb; i C&alpha; i C&beta; &rsqb; T = T abc &RightArrow; &alpha;&beta; &lsqb; i Ca i Cb i Cc &rsqb; T , Wherein T abc &RightArrow; &alpha;&beta; = 2 3 1 - 1 / 2 - 1 / 2 0 3 / 2 3 / 2 .
3) utilize v c α βand i c α βcalculate respectively fundamental positive sequence output voltage
Figure BDA00004408976000000314
first-harmonic negative phase-sequence output voltage
Figure BDA00004408976000000315
fundamental positive sequence output current
Figure BDA00004408976000000316
first-harmonic negative phase-sequence output current
Figure BDA00004408976000000317
wherein,
v C&alpha;&beta; + = &lsqb; v C&alpha; + v C&beta; + &rsqb; T = T abc &RightArrow; &alpha;&beta; v Cabc + = T abc &RightArrow; &alpha;&beta; T + v Cabc = T abc &RightArrow; &alpha;&beta; T + T abc &RightArrow; &alpha;&beta; T v C&alpha;&beta; v C&alpha;&beta; - = &lsqb; v C&alpha; - v C&beta; - &rsqb; T = T abc &RightArrow; &alpha;&beta; v Cabc - = T abc &RightArrow; &alpha;&beta; T - v Cabc = T abc &RightArrow; &alpha;&beta; T - T abc &RightArrow; &alpha;&beta; T v C&alpha;&beta; ,
i C&alpha;&beta; + = &lsqb; i C&alpha; + i C&beta; + &rsqb; T = T abc &RightArrow; &alpha;&beta; i Cabc + = T abc &RightArrow; &alpha;&beta; T + i Cabc = T abc &RightArrow; &alpha;&beta; T + T abc &RightArrow; &alpha;&beta; T i C&alpha;&beta; i C&alpha;&beta; - = &lsqb; i C&alpha; - i C&beta; - &rsqb; T = T abc &RightArrow; &alpha;&beta; i Cabc - = T abc &RightArrow; &alpha;&beta; T - i Cabc = T abc &RightArrow; &alpha;&beta; T - T abc &RightArrow; &alpha;&beta; T i C&alpha;&beta; .
4) positive sequence voltage of PCC Nodes bus V pcc + = ( v C&alpha; + ) 2 + ( v C&beta; + ) 2 , negative sequence voltage V pcc - = ( v C&alpha; - ) 2 + ( v C&beta; - ) 2 。The real-time voltage degree of unbalance coefficient of micro-electrical network PCC Nodes bus
(2) detect in real time i distributed power source DG in micro-electrical network inegative phase-sequence output idle
Figure BDA00004408976000000323
Q i - = v C&alpha; - i C&beta; - - v C&beta; - i C&alpha; - .
(3) work as VUB pccin the time of>=2%, drop into UVC.If
Figure BDA0000440897600000042
rated voltage degree of unbalance coefficient for micro-electrical network PCC Nodes bus; n ifor DG ithe idle distribution coefficient of negative phase-sequence; k efor Voltage unbalance degree error proportionality coefficient; k p, k iproportionality coefficient and integral coefficient for PI control.DG ithe negative sequence voltage penalty coefficient of UVC:
VCR i = ( k P + k I s ) &Delta; VCR i , Wherein &Delta; VCR i = k e ( VUB pcc - VUB pcc * ) - n i Q i - .
When system enters stable state, vUB due to each DG pccwith
Figure BDA0000440897600000046
corresponding same PCC node, and k efor fixed constant, therefore
Figure BDA0000440897600000047
(subscript i, j represents respectively two distributed power source DG different in micro-electrical network iand DG j), according to DG ispecified negative phase-sequence reactive capability n is set i, any two different distributed power sources will be according to the proportional output negative phase-sequence of specified negative phase-sequence reactive capability is idle separately.
(4) by the VCR calculating in step (3) iwith DG ithe negative sequence voltage of output multiply each other obtain negative sequence voltage compensation reference value (by VCR iwith DG ithe negative sequence voltage of output multiplies each other and guarantees DG ithe reference value of negative sequence voltage compensation consistent with the phase place of the actual negative sequence voltage of micro-grid system PCC Nodes bus):
v C&alpha;&beta; - * = VCR i &CenterDot; v C&alpha;&beta; - .
(5) obtain after the reference value of negative sequence voltage compensation, coordinate positive sequence to gain merit/frequency and REACTIVE POWER/VOLTAGE droop control [3], virtual impedance is controlled [4], and the reference voltage of synthetic inverter, through interior loop voltag double current loop modulation [5]laggard horizontal pulse width modulated.
1) positive sequence of gain merit/frequency of positive sequence and REACTIVE POWER/VOLTAGE droop control is meritorious with the idle method for solving of positive sequence is:
P i + = v C&alpha; + i C&alpha; + + v C&beta; + i C&beta; + Q i + = v C&alpha; + i C&beta; + - v C&beta; + i C&alpha; + .
Obtained the meritorious and positive sequence of positive sequence idle after, the control method of meritorious/frequency and REACTIVE POWER/VOLTAGE droop control is:
&omega; i * = &omega; 0 - m pi P i + E i * = E 0 - n qi Q i + ,
Wherein,
Figure BDA00004408976000000411
reference value and amplitude reference value for DGi output positive sequence voltage; ω 0and E 0for DG irated frequency and rated voltage amplitude; m piand n qibe respectively meritorious and idle sagging coefficient.Obtained DG ithe reference value of output positive sequence voltage
Figure BDA00004408976000000412
with amplitude reference value after, by abc → α β conversion, obtain DG ithe reference value of output positive sequence voltage
Figure BDA00004408976000000414
2) virtual impedance is controlled by additional impedance in distributed electrical source control system and is guaranteed the control effect that positive sequence voltage, frequency droop are controlled, and its control method is:
v Cf&alpha; = i C&alpha; R vi - i C&beta; &omega; i * L fi v Cf&beta; = i C&beta; R vi + i C&alpha; &omega; i * L fi ,
Wherein, v cf α β=[v cf αv cf β] tfor the output reference value that virtual impedance is controlled, R viand L fifor equivalent output resistance and the outputting inductance value fictionalizing in controlling unit.
3) positive sequence of comprehensive every distributed power source is gained merit/frequency and REACTIVE POWER/VOLTAGE droop control, and virtual impedance is controlled and Voltage unbalance inhibitory control, obtains the input reference of outer voltage
U &alpha;&beta; * = v C&alpha;&beta; + * - v Cf&alpha;&beta; - v C&alpha;&beta; - * .
4) electric current and voltage dicyclo is controlled and has been adopted ratio resonant controller (PR),
Figure BDA00004408976000000417
and v c α βby PR controller, obtain the current reference value under static coordinate
Figure BDA00004408976000000418
deduct i l α β, through PR controller, obtain the PWM control inputs signal U under rest frame pWM α β; U pWM α βthrough α β → abc, conversion obtains the PWM control inputs signal U under three phase coordinate systems pWMabc, input value PWM generation unit carries out pulse width modulation.The transfer function that PR controls is:
G ( s ) = k PRp + 2 k PRr &omega; c s s 2 + 2 &omega; c s + ( &omega; i * ) 2 s ,
Wherein, k pRpand k pRrrespectively proportionality coefficient and the resonance gain that PR controls, ω cfor cut-off frequency.
2. in order to verify the correctness of institute of the present invention extracting method, with reference to Fig. 3, on PSCAD emulation platform, built the micro-grid system that contains two distributed power sources, system voltage is 400V, load is one and is connected on the 10 Ω resistance between mutually of A phase and B on PCC bus, and degree of unbalance is 2.5%.The system parameters of two distributed power sources is identical, controls parameter and loading condition as shown in table 1.At t=0.5, during second, add negative sequence voltage compensating controller.Carrier frequency is made as 12.8kHz.As seen from the figure, after adding negative sequence voltage compensating controller, Voltage unbalance degree is reduced to the idle ratio of negative phase-sequence of 1.6%, two distributed power source output contrary with the ratio of the idle distribution coefficient of negative phase-sequence, proved the validity of institute of the present invention extracting method.Table 1 control system parameter:

Claims (2)

1. a micro-electrical network common bus Voltage unbalance inhibition method, it is characterized in that, the method is located bus negative sequence voltage to micro-grid system points of common connection (PCC) and is carried out direct compensation, each distributed power source in micro-electrical network can be located from the micro-electrical network points of common connection of dynamic response (PCC) variation of busbar voltage degree of unbalance, self adaptation is adjusted negative sequence voltage compensating controller (UVC), make each distributed power source idle according to its specified negative phase-sequence reactive capability output negative phase-sequence, the balance of voltage degree that maintains PCC Nodes bus, comprises the following steps:
1) step 1, detects the positive sequence voltage of micro-electrical network PCC Nodes bus in real time
Figure FDA0000440897590000011
and negative sequence voltage
Figure FDA0000440897590000012
calculate the real-time voltage degree of unbalance coefficient of micro-electrical network PCC Nodes bus
Figure FDA0000440897590000013
2) step 2, detects i distributed power source DG in micro-electrical network in real time inegative phase-sequence output idle
Figure FDA0000440897590000014
3) step 3, works as VUB pccwhile being greater than certain default percentage, drop into negative sequence voltage compensating controller (UVC): establish
Figure FDA0000440897590000015
rated voltage degree of unbalance coefficient for micro-electrical network PCC Nodes bus; n ifor DG ithe idle distribution coefficient of negative phase-sequence; k efor Voltage unbalance degree error proportionality coefficient; k p, k ifor proportionality coefficient and the integral coefficient of PI control, DG ithe negative sequence voltage penalty coefficient of UVC:
VCR i = ( k P + k I s ) &Delta; VCR i ,
Wherein, &Delta; VCR i = k e ( VUB pcc - VUB pcc * ) - n i Q i - ;
4) step 4, by VCR iwith DG ithe negative sequence voltage of output multiplies each other and obtains DG ithe reference value of negative sequence voltage compensation;
5) step 5, obtains DG ithe reference value of negative sequence voltage compensation after, coordinate its positive sequence meritorious/frequency and REACTIVE POWER/VOLTAGE droop control, virtual impedance is controlled, synthetic DG ithe reference voltage of control system, controls laggard horizontal pulse width modulated through electric current and voltage dicyclo.
2. micro-electrical network common bus Voltage unbalance inhibition method according to claim 1, is characterized in that, works as VUB pccin the time of>=2%, drop into negative sequence voltage compensating controller (UVC).
CN201310722247.XA 2013-12-18 2013-12-18 A kind of micro-electrical network common bus Voltage unbalance inhibition method Expired - Fee Related CN103715704B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201310722247.XA CN103715704B (en) 2013-12-18 2013-12-18 A kind of micro-electrical network common bus Voltage unbalance inhibition method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310722247.XA CN103715704B (en) 2013-12-18 2013-12-18 A kind of micro-electrical network common bus Voltage unbalance inhibition method

Publications (2)

Publication Number Publication Date
CN103715704A true CN103715704A (en) 2014-04-09
CN103715704B CN103715704B (en) 2016-05-04

Family

ID=50408438

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310722247.XA Expired - Fee Related CN103715704B (en) 2013-12-18 2013-12-18 A kind of micro-electrical network common bus Voltage unbalance inhibition method

Country Status (1)

Country Link
CN (1) CN103715704B (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104836258A (en) * 2015-06-02 2015-08-12 国家电网公司 Microgrid control method having functions of voltage unbalance compensation and harmonic suppression
CN104836235A (en) * 2015-06-02 2015-08-12 国家电网公司 Microgrid multi-inverter parallel operation control method adopting bus voltage compensation
CN105226683A (en) * 2015-11-05 2016-01-06 武汉理工大学 The compensation method of micro-capacitance sensor three unbalanced power compensator inverter device
CN106130026A (en) * 2016-05-15 2016-11-16 华南理工大学 A kind of double-deck micro-capacitance sensor group's voltage control method
CN107508298A (en) * 2017-09-28 2017-12-22 合肥工业大学 A kind of micro-capacitance sensor unbalance voltage hierarchy optimization control method
CN112039118A (en) * 2020-08-25 2020-12-04 广东电网有限责任公司广州供电局 Microgrid grid-connected operation control method and device, computer equipment and storage medium

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120281442A1 (en) * 2009-10-20 2012-11-08 Metasystem Energy S.R.L. System and method for offsetting the input voltage unbalance in multilevel inverters or the like
CN103368191A (en) * 2013-07-22 2013-10-23 湖南大学 Micro-grid multi-inverter parallel voltage unbalanced compensation method

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120281442A1 (en) * 2009-10-20 2012-11-08 Metasystem Energy S.R.L. System and method for offsetting the input voltage unbalance in multilevel inverters or the like
CN103368191A (en) * 2013-07-22 2013-10-23 湖南大学 Micro-grid multi-inverter parallel voltage unbalanced compensation method

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
JINWEI HE等: "An Islanding Microgrid Power Sharing Approach Using Enhanced Virtual Impedance Control Scheme", 《IEEE TRANSACTIONS ON POWER ELECTRONICS》 *
谢玲玲,等: "基于改进下垂控制的分布式电源并联运行技术", 《电网技术》 *

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104836258A (en) * 2015-06-02 2015-08-12 国家电网公司 Microgrid control method having functions of voltage unbalance compensation and harmonic suppression
CN104836235A (en) * 2015-06-02 2015-08-12 国家电网公司 Microgrid multi-inverter parallel operation control method adopting bus voltage compensation
CN104836235B (en) * 2015-06-02 2017-12-01 国网山东省电力公司聊城供电公司 A kind of micro-capacitance sensor multi-inverter parallel progress control method using generatrix voltage compensation
CN105226683A (en) * 2015-11-05 2016-01-06 武汉理工大学 The compensation method of micro-capacitance sensor three unbalanced power compensator inverter device
CN106130026A (en) * 2016-05-15 2016-11-16 华南理工大学 A kind of double-deck micro-capacitance sensor group's voltage control method
CN106130026B (en) * 2016-05-15 2018-10-09 华南理工大学 A kind of micro-capacitance sensor group's voltage control method of double-layer structure
CN107508298A (en) * 2017-09-28 2017-12-22 合肥工业大学 A kind of micro-capacitance sensor unbalance voltage hierarchy optimization control method
CN107508298B (en) * 2017-09-28 2020-03-17 合肥工业大学 Hierarchical optimization control method for unbalanced voltage of micro-grid
CN112039118A (en) * 2020-08-25 2020-12-04 广东电网有限责任公司广州供电局 Microgrid grid-connected operation control method and device, computer equipment and storage medium
CN112039118B (en) * 2020-08-25 2021-11-02 广东电网有限责任公司广州供电局 Microgrid grid-connected operation control method and device, computer equipment and storage medium

Also Published As

Publication number Publication date
CN103715704B (en) 2016-05-04

Similar Documents

Publication Publication Date Title
CN103715704B (en) A kind of micro-electrical network common bus Voltage unbalance inhibition method
CN102891497A (en) Method for starting ultra-weak receiving-end high-voltage direct-current power transmission system by using static synchronous compensation
CN102638049A (en) Direct-current bus inter-phase voltage balancing control method for chained type triangular connection STATCOM (Static Synchronous Compensator)
CN103972899B (en) A kind of STATCOM access point voltage compensating method
CN103094905A (en) Selection method of dynamic reactive power compensation configuration point
WO2021253368A1 (en) Coordinated control system and method of wind turbine and statcom for suppressing unbalanced voltage in dispersed wind farm
CN104037777B (en) Distribution Static Compensator suppresses the method for voltage pulsation and harmonic distortion
Zhao et al. Impedance characteristics investigation and oscillation stability analysis for two-stage PV inverter under weak grid condition
Ganesh et al. Development of simple technique for STATCOM for voltage regulation and power quality improvement
Astero et al. Improving PV hosting capacity of distribution grids considering dynamic voltage characteristic
CN108574276A (en) A kind of direct-current grid power-sharing control method and system based on frequency injection
CN104319758A (en) Exponential convergence control method for global stability of voltage source converter based high-voltage direct-current (VSC-HVDC) system
CN103986191A (en) Operation feasible zone evaluation method for high-capacity photovoltaic inverter system connected to power grid
Chen-chen et al. Study of the effect of AC system strength on the HVDC startup characteristics
Raphael et al. Unified power flow controller for low voltage ride through capability of wind-based renewable energy grid-connected systems
Djehaf et al. Modeling of a multi-level converter based VSC HVDC supplying a dead load
Yousefpoor et al. Convertible static transmission controller (CSTC) system model validation by controller hardware-in-the-loop-simulation
Lianhui et al. The amelioration of control strategy of VSC-MTDC based on voltage droop control
Shenda et al. Analysis of the influence on distributed renewable energy penetration rate on the current protection
Li et al. Research on low/high voltage ride through of PV gridconnected system based on control-hardware-in-the-loop
Mu et al. Transient Fault Current Calculation Method of Photovoltaic Grid-Connected System Considering the Dynamic Response of Phase-Locked Loop
Li et al. Integrated Droop Control Strategy for Parallel Operation of Solid State Transformers in Intelligent Distribution Network
George et al. Modeling of STATCOM under different loading conditions
Fang et al. Design of dual PWM inverter for harmonic minimization
Deng et al. Multi-PV Interfaced Distribution Network fault analysis method considering LVRT control strategy

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20160504

Termination date: 20211218