CN103684424A - Wide locking range type current-mode latched frequency divider based on source degeneration capacitor - Google Patents
Wide locking range type current-mode latched frequency divider based on source degeneration capacitor Download PDFInfo
- Publication number
- CN103684424A CN103684424A CN201210353242.XA CN201210353242A CN103684424A CN 103684424 A CN103684424 A CN 103684424A CN 201210353242 A CN201210353242 A CN 201210353242A CN 103684424 A CN103684424 A CN 103684424A
- Authority
- CN
- China
- Prior art keywords
- frequency divider
- current
- frequency
- latchs
- mode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Abstract
The invention pertains to the technical field of radio-frequency wireless receiver integrated circuits, and specifically relates to the design of a high-frequency high-speed current-mode latched frequency divider (CML-FD) applied in a wireless receiver integrated circuit. On one hand, the working efficiency of the Frequency Divider is improved by introducing a capacitor array into the cross-coupling transistor source of the frequency divider; and on the other hand, the load change of the Frequency Divider is realized by changing the gate voltage of a load MOS transistor. Through the design, the current-mode latched frequency divider can be used to realize a high-speed and wide working efficiency range and has a certain reconfigurability, the area of the chip can be reduced, and the current-mode latched frequency divider is suitable for multimode reconfigurable frequency synthesizers.
Description
Technical field
The invention belongs to wireless radiofrequency receiver ic technical field, the wideband current mould that is specifically related to be applied in wireless receiver frequency synthesizer latchs frequency divider.Especially the wide lock-in range current-mode based on source-electrode degradation electric capacity latchs a frequency divider, and it can be used for the video receiver chip of the technical standards such as radio broadcasting, communication and global location.
Background technology
Along with the development of technology, people are more and more higher to the requirement of the aspects such as radio broadcasting, communication and global location.Therefore, can support the wireless receiver of various modes standard and following software-defined radio and cognitive radio by an important trend that is following radio development, and higher transmission rate and larger signal bandwidth are also important directions of following radio development
Conventionally in wideband frequency design of Frequency Synthesizer, the operating frequency of frequency divider and its self-oscillation frequency are closely related, the self-oscillation frequency of frequency divider is higher, its workable frequency is also higher, and traditional ohmic load current-mode latchs frequency divider due to the restriction of RC constant in self structure, self-oscillation frequency is difficult to do very highly, so the operating frequency upper limit is lower, and need to consume a large amount of power consumptions when high speed operation.Thereby especially need to realize in the situation of high frequency carrier output, generally need to adopt the injection locking frequency divider based on inductance, this class frequency divider can be operated in carrier frequency 1/2nd near, but lock-in range is very limited, be difficult to design the divider circuit of the frequency synthesizer that is applicable to high-frequency wideband, and have difficulties realizing in orthogonal signalling.And because high frequency divider need to be used inductance, the frequency synthesizer of this framework need to expend larger area at high band.
On the other hand, in order to obtain the desired carrier signal of communications protocol, multimode wideband frequency synthesizer can carry out frequency up-conversion operation with single sideband mixer conventionally, uses divider to carry out frequency division, or uses frequency multiplier to carry out frequency multiplication operation.And provide orthogonal signalling with orthogonal voltage-controlled vibrator or multiphase filter.
In sum, in order to realize needed carrier wave output in multiple communication modes, following multimode wideband frequency synthesizer needs a wide operating range, can carry out frequency division and can provide the high-performance current mould of orthogonal signalling to latch frequency divider to single sideband mixer voltage controlled oscillator.
Summary of the invention
The object of the present invention is to provide a kind of high-performance current mould of wide frequency ranges to latch frequency divider, relate in particular to a kind of wide lock-in range current-mode based on source-electrode degradation electric capacity and latch frequency divider.
The invention provides a kind of high-frequency high-speed current-mode being applied in wireless receiver integrated circuit and latch frequency divider (Current-mode Latched Frequency Divider, CML-FD) design, wherein, by the cross-coupled pipe source electrode at frequency divider, introduce the operating frequency that capacitor array improves frequency divider; By changing the grid voltage size of load metal-oxide-semiconductor, realize the load variations of frequency divider, realize higher speed and wider operating frequency range.
The present invention also provides a kind of wide tunable range that has, and the current-mode that can produce orthogonal signalling latchs the implementation of frequency divider, and above-mentioned implementation comprises two current-mode latchs, and these two latchs exist the relations that intercouple simultaneously; When needs wide tunable range, different control voltage can be so that frequency divider covers the working range of a non-constant width; On the other hand, frequency divider produces orthogonal signalling by the mode of transistors couple; These two the current-mode latchs that intercouple have following identical structure:
(1) the variable PMOS load pipe of a pair of grid bias;
(2) one are used for self-resonant frequency to carry out tuning variable capacitance array;
(3) negative resistance generators that are formed by connecting by 2 NMOS pipe cross-couplings;
(4) a pair of level driving tube, the output coupling for another latch, produces orthogonal signalling;
(5) be used for providing bias current to active device, and the variable bias current sources array of current value;
Meanwhile, can control current source array according to different needs, when being operated in lower frequency, turn off part current source, to save power consumption.
More specifically, the wide lock-in range current-mode based on source-electrode degradation electric capacity of the present invention latchs frequency divider, it is characterized in that, its latch by two same structures forms, and each latch includes:
(1) two variable load being formed by PMOS pipe;
(2) one are used for frequency divider self-resonant frequency to carry out tuning variable capacitance array;
(3) negative resistance generators that are formed by connecting by 2 NMOS pipe cross-couplings;
(4) two driving tubes that are used for changing latch dynamic level;
(5) three switching tubes that driven by outside differential clock signal;
(6) be used for providing bias current to active device, and the variable bias current sources array of current value;
In the present invention, current-mode latchs frequency divider can be operated in different frequency ranges according to the grid bias of outside control signal adjustment PMOS.
In the present invention, current-mode latchs frequency divider, by controlling variable capacitance array, the self-resonance scope of frequency divider is carried out to careful control, can allow the input sensitivity curve of frequency divider guarantee under different control voltage certain overlapping, thereby realize frequency division in a big way.
In the present invention, current-mode latchs the variable capacitance array that frequency divider has a linearization function and is comprised of the accumulation type mos capacitance that is biased in three bias points, and biasing is isolated by large resistance resistance.
In the present invention, current-mode latchs frequency divider and by the coupling of driving tube, realizes the output of orthogonal signalling.
In the present invention, the bias current that current-mode latchs its dynatron of frequency divider is comprised of current source array, and with switch, controls its grid voltage and control its break-make.
In the present invention, the bias current that current-mode latchs its tube coupling of frequency divider is comprised of current source array, and with switch, controls its grid voltage and control its break-make.
Advantage of the present invention has:
By the cross-coupled pipe source electrode at frequency divider, introduce the operating frequency that capacitor array improves frequency divider; By changing the grid voltage size of load metal-oxide-semiconductor, realize the load variations of frequency divider; Current-mode of the present invention latchs frequency divider can realize higher speed and wider operating frequency range, and has certain reconfigurability, and saves the area of chip, is applicable to multi-mode reconfigurable frequency synthesizer.
Accompanying drawing explanation
The structural representation of Fig. 1 broadband of the present invention source-electrode degradation current-mode frequency divider;
Fig. 2 has the variable capacitor structure of linearization function;
Fig. 3 introduces the cross-couplings tubular construction schematic diagram of source-electrode degradation electric capacity;
Fig. 4 frequency divider input sensitivity function curve;
The quadrature output waveform of Fig. 5 frequency divider;
Number in the figure: 1 is linearisation variable capacitance array; The waveform input signal that in Fig. 5, red line is frequency divider, frequency is 14GHz, amplitude is 150mV; The I road output waveform that red line is frequency divider, frequency is 7GHz, amplitude is 210mV; The line of purple is the Q road output waveform of frequency divider, and frequency is 7GHz, and amplitude is 210mV.
Embodiment
Embodiment 1
As shown in Figure 1, be broadband of the present invention source-electrode degradation current-mode frequency divider.Source-electrode degradation current-mode frequency divider is a kind of improvement of the structure of the current-mode frequency divider based on traditional.Because source-electrode degradation current-mode frequency divider comprises two kinds of tuning manners, so embodiment comprises the tuning of load resistance and tuning two aspects to load capacitance.From these two aspects, specifically describe respectively below.
Described source-electrode degradation current-mode frequency divider relates generally to three aspects: the use of variable capacitance; The control of dynatron electric current and grid bias; The use of resistance-variable PMOS load.First, source-electrode degradation current-mode frequency divider regulates its resistance by the grid voltage VTUNE of the change load PMOS pipe in Fig. 1, by this method, can be so that the RC constant of the load of frequency divider changes, thus the natural frequency of vibration of frequency divider changed; In addition, in order can be better to compromise between the performance of source-electrode degradation current-mode frequency divider and power consumption, in source-electrode degradation current-mode frequency divider, the electric current of dynatron is subject to the control of tail current source array, the size of controlling electric current can make source-electrode degradation current-mode frequency divider in a wide tuning range, always work in the rational scope of electric current, and the too little output amplitude that causes of electric current is too little while being unlikely to due to high frequency; Finally, at the source electrode that latchs pipe of frequency divider, introduce electric capacity, can regulate the electric capacity in the RC constant of frequency divider load, thereby change the natural frequency of vibration of frequency divider.The size of variable capacitance is by V
ctrlcontrol, tuning curve as shown in Figure 4.
Latching frequency divider from traditional current-mode only adopts common cross-couplings pipe to provide the required negative resistance of starting of oscillation different, the cross-couplings pipe of the source-electrode degradation electric capacity using in two latchs in the present invention can not only provide negative resistance, and negative electric capacity can be provided.Because the introducing of electric capacity also can exert an influence to the mutual conductance of cross-couplings pipe, may cause frequency divider to work.Therefore, the source-electrode degradation electric capacity in the present invention produces following effect to cross-coupled pair:
The self-oscillation frequency that an important consideration in desiging frequency divider is frequency divider, its working range is near self-oscillation frequency, and the self-oscillation frequency of current-mode frequency divider is,
Wherein, C
loadfor the total capacitance of resonant cavity, and C
load=C
p+ C
o, C
pfor total parasitic capacitance (being mainly subject to the size impact of cross-couplings pipe), C
ofor rear class load capacitance.
Traditional current-mode frequency divider all adopts a fixing cross-coupled pair and load resistance to realize the function of frequency division, for different frequency ranges, need to adopt different load resistances and the cross-coupled pair of different size, and nonetheless, it is also more difficult relying on resistance and cross-coupled pair will realize higher operating frequency, need to consume a large amount of electric currents.So, as shown in formula (1), in the situation that rear class load is constant, total capacitance C in resonant cavity
loadin the time of little, when the self-oscillation frequency of frequency divider is high, the size of cross-couplings pipe is less; Total capacitance C in resonant cavity
loadin the time of large, when the frequency of oscillation of frequency divider is low, the size of cross-couplings pipe is larger; And the size decreases of cross-couplings pipe can be brought a problem, under same current, transconductance value gm has diminished, and this can cause the frequency divider possibly cannot self-oscillation, thereby cisco unity malfunction, this namely the frequency divider of ohmic load be difficult to a key factor at high-frequency work.
The present invention has adopted the method that adds electric capacity at the source electrode of load pipe, and structure as shown in Figure 3, lead by the electricity that can obtain this structure by deriving:
Shown in (2) formula, introduce the cross-couplings pipe of source-electrode degradation electric capacity and can not only introduce the self-oscillation that negative resistance maintains frequency divider, thereby and can introduce the self-oscillation frequency that a negative electric capacity improves frequency divider, having overcome to a certain extent need to be by reducing cross-couplings pipe size and increasing the problem that power consumption could improve frequency divider operation frequency.
And the electric capacity due to introducing in the present invention is variable, so electric capacity is being controlled voltage V
ctrladjusting under can change within the specific limits, different control voltage correspondences the different self-oscillation frequency of frequency divider, a kind of so tuning mode also can expand the working range (as shown in Figure 4) of frequency divider, and the orthogonal signalling that frequency divider produces as shown in Figure 5.
Claims (7)
1. the current-mode based on source-electrode degradation electric capacity latchs a frequency divider, it is characterized in that, its latch by two same structures forms, and each latch includes:
(1) two variable load being formed by PMOS pipe;
(2) one are carried out tuning variable capacitance array to frequency divider self-resonant frequency;
(3) negative resistance generators that are formed by connecting by 2 NMOS pipe cross-couplings;
The driving tube of (4) two change latch dynamic levels;
(5) three switching tubes that driven by outside differential clock signal;
(6) for active device provides bias current, and the variable bias current sources array of current value;
2. current-mode according to claim 1 latchs frequency divider, it is characterized in that, described current-mode latchs frequency divider and is operated in different frequency ranges according to the grid bias of outside control signal adjustment PMOS.
3. current-mode according to claim 1 latchs frequency divider, it is characterized in that, described current-mode latchs frequency divider and by controlling variable capacitance array, the self-resonance scope of frequency divider is controlled, the input sensitivity curve of frequency divider is guaranteed under different control voltage overlapping, realize frequency division in a big way.
4. current-mode according to claim 1 latchs frequency divider, it is characterized in that, described variable capacitance array is comprised of the accumulation type mos capacitance that is biased in three bias points, has linearization function; Described biasing is isolated by large resistance resistance.
5. current-mode according to claim 1 latchs frequency divider, it is characterized in that, described current-mode latchs in frequency divider, realizes the output of orthogonal signalling by the coupling of driving tube.
6. current-mode according to claim 1 latchs frequency divider, it is characterized in that, the bias current that described current-mode latchs the dynatron in frequency divider is comprised of current source array, controls its grid voltage control its break-make with switch.
7. current-mode according to claim 1 latchs frequency divider, it is characterized in that, the bias current that described current-mode latchs the tube coupling in frequency divider is comprised of current source array, controls its grid voltage control its break-make with switch.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201210353242.XA CN103684424B (en) | 2012-09-20 | 2012-09-20 | A kind of wide lock-in range current-mode latch divider based on source-electrode degradation electric capacity |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201210353242.XA CN103684424B (en) | 2012-09-20 | 2012-09-20 | A kind of wide lock-in range current-mode latch divider based on source-electrode degradation electric capacity |
Publications (2)
Publication Number | Publication Date |
---|---|
CN103684424A true CN103684424A (en) | 2014-03-26 |
CN103684424B CN103684424B (en) | 2017-03-01 |
Family
ID=50320892
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201210353242.XA Expired - Fee Related CN103684424B (en) | 2012-09-20 | 2012-09-20 | A kind of wide lock-in range current-mode latch divider based on source-electrode degradation electric capacity |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN103684424B (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105281678A (en) * | 2014-05-27 | 2016-01-27 | 安华高科技通用Ip(新加坡)公司 | Neutralization of parasitic capacitance using MOS device |
CN105634465A (en) * | 2014-10-31 | 2016-06-01 | 展讯通信(上海)有限公司 | Latch and frequency divider |
CN105634464A (en) * | 2014-10-31 | 2016-06-01 | 展讯通信(上海)有限公司 | Latch and frequency divider |
CN109075744A (en) * | 2016-04-28 | 2018-12-21 | 佳能株式会社 | element |
CN109617530A (en) * | 2018-11-26 | 2019-04-12 | 上海奥令科电子科技有限公司 | A kind of push-push note locking-type frequency multiplier circuit |
TWI748800B (en) * | 2020-12-17 | 2021-12-01 | 瑞昱半導體股份有限公司 | Current steering comparator and capacitor control method |
CN114553218A (en) * | 2022-01-12 | 2022-05-27 | 中国电子科技集团公司第十研究所 | Silicon-based broadband high-speed reconfigurable orthogonal frequency divider |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101320971A (en) * | 2007-06-05 | 2008-12-10 | 凹凸电子(武汉)有限公司 | Frequency divider including latch circuits and method |
US20100046693A1 (en) * | 2008-08-21 | 2010-02-25 | Qualcomm Incorporated | Low power radio frequency divider |
CN101895295A (en) * | 2010-07-09 | 2010-11-24 | 复旦大学 | Operational amplifier-shared low-power consumption production line analog-digital converter |
CN102027678A (en) * | 2008-05-15 | 2011-04-20 | 高通股份有限公司 | High-speed low-power latches |
CN102571067A (en) * | 2010-12-21 | 2012-07-11 | 三美电机株式会社 | Level shift circuit and switching power supply device |
-
2012
- 2012-09-20 CN CN201210353242.XA patent/CN103684424B/en not_active Expired - Fee Related
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101320971A (en) * | 2007-06-05 | 2008-12-10 | 凹凸电子(武汉)有限公司 | Frequency divider including latch circuits and method |
CN102027678A (en) * | 2008-05-15 | 2011-04-20 | 高通股份有限公司 | High-speed low-power latches |
US20100046693A1 (en) * | 2008-08-21 | 2010-02-25 | Qualcomm Incorporated | Low power radio frequency divider |
CN101895295A (en) * | 2010-07-09 | 2010-11-24 | 复旦大学 | Operational amplifier-shared low-power consumption production line analog-digital converter |
CN102571067A (en) * | 2010-12-21 | 2012-07-11 | 三美电机株式会社 | Level shift circuit and switching power supply device |
Non-Patent Citations (3)
Title |
---|
DEPING HUANG,WEI LI: "A Frequency Synthesizer With Optimally Coupled QVCO and Harmonic-Rejection SSBmixer for Multi-Standard Wireless Receiver", 《SOLID-STATE CIRCUITS, IEEE JOURNAL》 * |
RENLIANG ZHENG, WEI LI: "An RF Transmitter front-end implementation in 0.18μm CMOS for OFDM-UWB", 《SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, 2008. ICSICT 2008. 9TH INTERNATIONAL》 * |
杨仿等: "一种应用于GSM接收机频率合成器的多模分频器", 《微电子学》 * |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105281678B (en) * | 2014-05-27 | 2018-04-24 | 安华高科技通用Ip(新加坡)公司 | Use neutralization of the mos device to parasitic capacitance |
CN105281678A (en) * | 2014-05-27 | 2016-01-27 | 安华高科技通用Ip(新加坡)公司 | Neutralization of parasitic capacitance using MOS device |
CN105634464B (en) * | 2014-10-31 | 2019-03-12 | 展讯通信(上海)有限公司 | Latch and frequency divider |
CN105634464A (en) * | 2014-10-31 | 2016-06-01 | 展讯通信(上海)有限公司 | Latch and frequency divider |
CN105634465B (en) * | 2014-10-31 | 2019-02-01 | 展讯通信(上海)有限公司 | Latch and frequency divider |
CN105634465A (en) * | 2014-10-31 | 2016-06-01 | 展讯通信(上海)有限公司 | Latch and frequency divider |
CN109075744A (en) * | 2016-04-28 | 2018-12-21 | 佳能株式会社 | element |
US11258156B2 (en) | 2016-04-28 | 2022-02-22 | Canon Kabushiki Kaisha | Element used for an oscillation or detection of a terahertz wave |
CN109075744B (en) * | 2016-04-28 | 2022-04-29 | 佳能株式会社 | Component |
CN109617530A (en) * | 2018-11-26 | 2019-04-12 | 上海奥令科电子科技有限公司 | A kind of push-push note locking-type frequency multiplier circuit |
TWI748800B (en) * | 2020-12-17 | 2021-12-01 | 瑞昱半導體股份有限公司 | Current steering comparator and capacitor control method |
CN114553218A (en) * | 2022-01-12 | 2022-05-27 | 中国电子科技集团公司第十研究所 | Silicon-based broadband high-speed reconfigurable orthogonal frequency divider |
CN114553218B (en) * | 2022-01-12 | 2023-12-01 | 中国电子科技集团公司第十研究所 | Silicon-based broadband high-speed reconfigurable orthogonal frequency divider |
Also Published As
Publication number | Publication date |
---|---|
CN103684424B (en) | 2017-03-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101820250B (en) | Wideband orthogonal dual-mode voltage controlled oscillator | |
CN103684424B (en) | A kind of wide lock-in range current-mode latch divider based on source-electrode degradation electric capacity | |
US7961058B2 (en) | Frequency divider using an injection-locking-range enhancement technique | |
US7902934B2 (en) | Variable inductor, and oscillator and communication system using the same | |
CN103107811B (en) | A kind of low phase noise voltage controlled oscillator | |
CN107093984B (en) | Injection locking frequency tripler | |
CN103475310B (en) | Low power consumption injection locked frequency tripler | |
US7683681B2 (en) | Injection-locked frequency divider embedded an active inductor | |
Yamamoto et al. | 55GHz CMOS frequency divider with 3.2 GHz locking range | |
US20080284534A1 (en) | Oscillator | |
CN106487382A (en) | A kind of injection locking frequency divider of multimode frequency dividing | |
CN103219945B (en) | A kind of injection locking varactor doubler with odd harmonic suppression mechanism | |
JP2007282244A (en) | Four-phase voltage controlled oscillator comprising coupling capacitor | |
CN104753498B (en) | A kind of Low phase noise low-power consumption wideband voltage controlled oscillator circuit | |
CN106549636A (en) | A kind of numerical control LC voltage controlled oscillators with amplitude detection | |
WO2009049143A1 (en) | Millimeter-wave wideband voltage controlled oscillator | |
CN201039084Y (en) | Low-amplitude error and low-phase noise RF voltage controlled surge based on capacitance compensation | |
Kumar | A low power voltage controlled oscillator design | |
CN110061697A (en) | Mm wave voltage controlled oscillator under low supply voltage, with broad tuning range | |
CN111277222B (en) | Current multiplexing voltage-controlled oscillator based on feedback of gate-source transformer | |
CN104202043B (en) | A kind of orthogonal pushing controlled oscillator based on loop configuration | |
Bhardwaj et al. | A 0.11 mm 2, 5.7-to-6.7 GHz, parametrically pumped quadrature LC-VCO with digital outputs | |
CN202565236U (en) | Broadband voltage-controlled oscillator circuit with low phase noise and low power consumption | |
CN105071773A (en) | Wake-flow feedback widely-tunable voltage-controlled oscillator | |
Mandal et al. | Implementation of CMOS Low-power Integer-N Frequency Synthesizer for SOC Design. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20170301 Termination date: 20200920 |