CN103631752A - On-chip network real-time communication timestamp method and system of manycore processor - Google Patents
On-chip network real-time communication timestamp method and system of manycore processor Download PDFInfo
- Publication number
- CN103631752A CN103631752A CN201310700721.9A CN201310700721A CN103631752A CN 103631752 A CN103631752 A CN 103631752A CN 201310700721 A CN201310700721 A CN 201310700721A CN 103631752 A CN103631752 A CN 103631752A
- Authority
- CN
- China
- Prior art keywords
- timestamp
- time
- data
- real
- communication
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Power Sources (AREA)
Abstract
The invention discloses an on-chip network real-time communication timestamp method and system of a manycore processor. The method comprises the following steps: defining a timestamp format, and designing a timestamp generating manner and a maintenance system; designing a hardware system of marking, transferring, receiving, taking and processing the timestamp; defining a software function library of marking, transferring, receiving, taking and processing the timestamp; and stamping the timestamp for data communication, and carrying out real-time communication, real-time judgment and processing. The invention also provides the on-chip network real-time communication timestamp system of the manycore processor. The system comprises a real-time communication module and a set of library functions and realizes the real-time communication among multiple nodes. The on-chip network real-time communication timestamp method and system of the manycore processor, disclosed by the invention, and can effectively realize the real-time communication in the manycore processor and ensure the network service quality, so that the method and the system have the advantages of difficulty in communication delay, high reliability and good real time.
Description
Technical field
The present invention relates to communication technical field, particularly, relate to the Real-time Communication Technology of network-on-chip in many-core processor, the many core network on chip environment that particularly postpone and compete towards mass communication request; Further, relate to and how by stamping timestamp to network service and developing corresponding software and hardware, to propose a kind of system solution of supporting real-time Communication for Power in many-core processor, relate to a kind of many-core processor network-on-chip real-time Communication for Power timestamp method and system.
Background technology
The fast development of integrated circuit technique makes on single chips can integrated a large amount of calculating and storage resources, forms more powerful, larger capacity and SOC (system on a chip) (System-on-Chip is called for short SoC) more flexibly.SoC, from only having single sequence processor core to develop into integrated a plurality of parallel processor core, has entered even many core (many-core) epoch of multinuclear (multi-core).International semiconductor blueprint tissue (ITRS) prediction, at Future Ten in year, in consumer electronics fixed equipment, processor core number will be increased to approximately 250 by approximately 20, and in consumer electronics mobile device, processor core number is increased to approximately 900 by approximately 90 especially.In addition, along with the expansion of chip-scale, traditional bus interconnection mode poor expandability in bandwidth, frequency and power consumption.A large amount of calculating and the communication operation mode of the concurrent flowing water of concurrent need of work of storage resources but not serialized communication operation mode on sheet.Thereby network-on-chip (Nework-on-Chip is called for short NoC) is because good extensibility becomes the better solution that connects numerous resources on one single chip gradually.Therefore, the many-core processor based on on-chip network structure becomes the Developing mainstream of SoC.
compare with polycaryon processor with single core processor, many-core processor based on on-chip network structure is integrated more storage and computational resource, is the effective way that on support chip, high-performance large-scale parallel calculates.
(1) in many-core processor, along with the expansion of system scale and increasing of Resources on Chip, Internet traffic sharply increases, and the uncertainty in the aggravation of competing between the increase of the average routed path of network and network message makes message in network transmission time increases.for example, in adopting the network-on-chip of wormhole routing, message without conflict delay package containing two parts: heading transmission delay and follow-up microplate (flit) be transmission delay continuously.As shown in formula (1),
that a message transmits spent time, h in network-on-chip
i,jthat node i is to the leapfrog number between node j, t
cfor a microplate when congested is by a switch and a needed time of link, L is the number of the microplate that comprises of message, and b is link bandwidth.As formula (1):
In considering the network-on-chip of network conflict, introduce t
wthis parameter.T
wrepresent to exist when congested heading in the switching node place average latency.Formula (1) will become formula (2):
In many-core processor, because network size is large and node number is many, the average route distance increase of network (is presented as h
i,jbecome large) and network service competition increasing (be presented as t
wbecome large), finally make the transmission time of a message in network-on-chip increase, and the otherness that different message transmissions postpones strengthen.
(2) high-performance large-scale parallel calculates and is widely used in many national defence and the civil areas such as radar, sonar, communication, multimedia.The related algorithm in these fields is all high computation-intensive, high storage intensive and high real-time conventionally.for example, image is processed and be take pixel as operating unit, and operand is huge.Aspect image guidance, in order to guarantee precise guidance, the image processing time need to be strict controlled within the scope of the regular hour.In radio communication base station application, ever-increasing data transmission rate demand has promoted the raising to processor calculated performance demand, advanced coding and modulatedemodulate are modulated the employing of algorithm, have also greatly increased the computation complexity of software radio, also will guarantee the real-time of radio communication simultaneously.In video multimedia application, H.264 the new tool of the middle many enhancing code efficiencies that adopt sharply rises the computation complexity of scrambler.The appearance of the application such as ever-increasing new application type and image definition demand, particularly three-dimensional TV and very high definition video and demand, further increases computation complexity H.264.In order to guarantee the smoothness of video playback, need the strict coding and decoding video time of controlling simultaneously.
From (1) and (2), in many-core processor, the high real-time that the increase of network communication delay is calculated high-performance large-scale parallel requires to work the mischief.In the design of the existing network hardware, adopted differentiation message priority, Virtual Channel has been set, has adopted wormhole routing, has carried out the multiple optimisation techniques such as network bandwidth modulation in real time and come optimized network flow and equalising network communication delay.But, along with the lifting of high-performance large-scale parallel computing application demand and expansibility of network size during to hundreds and thousands of core, basic communication flows in network-on-chip significantly increases, and message transmissions postpones to have very large uncertainty, and this point is serious for Real-time System harm.Therefore, in the many-core processor based on on-chip network structure, support real-time Communication for Power significant.In realizing process of the present invention, inventor finds existingly only in the extensive network-on-chip of many-core processor, by optimized network hardware design, to reduce the method for network communication delay or technology to guaranteeing the QoS of network service and supporting that real-time Communication for Power has seemed unable to do what one wishes, have that message delay difference is large, reliability is low and the defect such as real-time is poor, we need to get on to consider in conjunction with software-hardware synergism method the Real Time Communication Problems of many-core processor network-on-chip from system level.
Summary of the invention
The object of the invention is to, for the problems referred to above, from the angle of software-hardware synergism, a kind of many-core processor network-on-chip real-time Communication for Power timestamp method is proposed, to realize communication, be difficult for the advantage postponing, reliability is high and real-time is good, guarantee network communication services quality.
The second object of the present invention is, according to the method, proposes a kind of many-core processor network-on-chip real-time Communication for Power timestamp system.
For realizing the first object, the technical solution used in the present invention is: a kind of many-core processor network-on-chip real-time Communication for Power timestamp method, comprises the following steps:
A, definition time stamp form, design time stamp producing method and maintenance mechanism;
The hardware mechanisms of b, design time stamp mark, transmission, reception, taking-up and processing;
The software function storehouse of c, definition time stamp mark, transmission, reception, taking-up and processing;
D, stamp timestamp for data communication, with data transmission and the real-time of timestamp, process.
Further, described step b, specifically comprises:
The hardware mechanisms of timestamp mark, for before a data communication starts, by source node, the timestamp defining in step a is marked to the reference position of this secondary data communication, and after deadline stamp mark, notification data sends hardware.
The hardware mechanisms of timestamp transmission, at a data communication process, sends hardware by source node by data timestamp is sent, and by network-on-chip, passes to destination node.
The hardware mechanisms that timestamp receives, at a data communication process, receives the timestamp in transmission data that is included in from network-on-chip by destination node by data receiver hardware.
The hardware mechanisms that timestamp takes out after finishing a data communication, takes out timestamp deposit from the data that receive.
The hardware mechanisms that timestamp is processed, carries out the real-time judgement of data communication and processes for the conditions such as real-time constraint of setting according to timestamp, current system time, user.
Further, described step c, specifically comprises:
The software library function of timestamp mark, for before a data communication starts, in user program, stabs mark hardware start-up time, for timestamp is stamped in data communication.
The software library function of timestamp transmission, at a data communication process, in user program, log-on data transmission hardware, carries out timestamp and data transmission.
The software library function that timestamp receives, at a data communication process, in user program, log-on data receives hardware, time of reception stamp and transmission data.
The software library function that timestamp takes out, after finishing a data communication, in user program, start-up time, stamp took out hardware, and from the data that receive, take-off time stabs and deposits.
The software library function that timestamp is processed, carries out the real-time judgement of data communication and processes for the conditions such as real-time constraint of setting according to timestamp, current system time, user.
Further, described steps d relates to the concrete once process of the real-time Communication for Power based on timestamp, specifically comprises:
First, source node allocating time stamp signature library function stabs mark hardware start-up time, for timestamp is stamped in the data communication that is about to start;
Secondly, source node allocating time stamp Transmission Library function log-on data sends hardware, by network-on-chip, to destination node, sends transmission data, and timestamp is included in transmission data;
Again, destination node allocating time stamp receives built-in function log-on data and receives hardware, receives from the transmission data of source node and timestamp wherein;
Then, destination node allocating time stamp takes out built-in function stamp start-up time and takes out hardware, and timestamp is taken out and deposited from this data communication;
Finally, destination node allocating time stabs out built-in function, and the conditions such as real-time constraint of setting according to timestamp, current system time, user are carried out the real-time judgement of data communication and processed.If requirement of real-time meets, this secondary data communication is effective, and destination node is used the data of this secondary data communication, and carries out subsequent normal operations.If requirement of real-time does not meet, according to practical application request, destination node is taked to comprise and is abandoned the emergency measures such as this communication data, the re-transmission of notification source node.
For realizing the second object, the technical solution used in the present invention is: a kind of many-core processor network-on-chip real-time Communication for Power timestamp system.This system comprises:
A, in the systems organization stage, according to real system, define concrete timestamp form, design time stamp producing method and maintenance mechanism;
B, on hardware, in the transmission engine of each node, comprise a real-time communication module;
C, on software, develop one group of built-in function, for supporting mark, transmission, reception, taking-up and the processing of timestamp;
D, in system operational process, software-hardware synergism, realizes the support to real-time Communication for Power.
Further, described real-time communication module, specifically comprises:
Global synchronization time counter, by the certain format saved system time, receives overall Tick pulse signal, and signal upgrades Counter Value lock in time thus.
Timestamp mark module, receives the transmission data of a data communication, and using the current system time as timestamp, is marked in this secondary data communication, and the transmission data with timestamp are passed to data transmission blocks.
Data transmission blocks, sends to destination node by the timestamp of this data communication and data by network-on-chip.
Data reception module, receives the data from the data communication with timestamp of network-on-chip.
Timestamp takes out module, from stabbing with take-off time the data communication of timestamp of receiving.
Timestamp processing module, according to the timestamp taking out, from current system time of global synchronization time counter, the conditions such as real-time constraint that user sets carry out the real-time judgement of data communication and process.If requirement of real-time meets, this secondary data communication is effective, and timestamp processing module sends to processor core by the reception data of taking out timestamp.If requirement of real-time does not meet, timestamp is processed mould prevention and reception data is sent to processing core, re-transmitted signal during concurrent excess of export.
Further, described one group of built-in function, specifically comprises one or more in following built-in function:
Obtain the built-in function getCT () of current tick value,
Obtain the built-in function getCC () of the current cycle number in a tick,
The built-in function setTimeStamp () of the timestamp of a data communication is set,
Obtain the built-in function getTimeStamp () of the timestamp of a data communication,
The built-in function send () of the timestamp of transmission primaries data communication and data,
Receive the timestamp of a data communication and the built-in function receive () of data,
Carry out the built-in function HandleOuttime () of real-time judgement and processing.
Further, described D relates to concrete real-time Communication for Power process, comprising:
D1, first node are responsible for data communication and stamp timestamp and send the data with timestamp;
Data, the take-off time that D2, Section Point are responsible for the free stamp of receiving belt stabs and carries out real-time processing.
Further, described step D1 specifically comprises:
First, first node, by built-in function getCT () and built-in function getCC (), obtains the current system time;
Secondly, first node, by built-in function setTimeStamp (), stabs mark module start-up time, using the current system time of obtaining as timestamp, is marked in the data communication that needs to initiate;
Finally, first node is by built-in function send (), log-on data sending module, to the request of network initiating communication, and by the data transmission with timestamp to the buffering of the data reception module of Section Point.
And/or,
Described step D2 specifically comprises:
First, Section Point takes out from the buffering of data reception module the data with timestamp that transmitted by first node by built-in function receive ();
Secondly, Section Point is by built-in function getTimeStamp (), and start-up time, stamp took out module, from stabbing with take-off time the data of timestamp of receiving;
Again, Section Point, by built-in function getCT () and built-in function getCC (), obtains the current system time;
Finally, Section Point is by built-in function HandleOuttime (), stab processing module start-up time, judge this time requirement of real time of whether communicating by letter, if requirement of real-time meets, this secondary data communication is effective, and timestamp processing module sends to processor core by the reception data of taking out timestamp.If requirement of real-time does not meet, timestamp is processed mould prevention and reception data is sent to processing core, re-transmitted signal during concurrent excess of export.
Many-core processor network-on-chip real-time Communication for Power timestamp method and the system of various embodiments of the present invention, because the method comprises: in the transmission engine of each node, real-time communication module is set; Be provided for one group of built-in function of configuration and control hardware mechanism, support real-time Communication for Power; Timestamp based on arranging and one group of built-in function of related hardware and setting, realize the real-time Communication for Power between a plurality of nodes; Can be in many-core processor real-time Communication for Power effectively, guarantee network QoS; Thereby can overcome the defect that in prior art, communication easily postpones in the extensive network-on-chip of many-core processor, reliability is low and real-time is poor, to realize communication, be difficult for the advantage postponing, reliability is high and real-time is good.
Other features and advantages of the present invention will be set forth in the following description, and, partly from instructions, become apparent, or understand by implementing the present invention.
Below by drawings and Examples, technical scheme of the present invention is described in further detail.
Accompanying drawing explanation
Accompanying drawing is used to provide a further understanding of the present invention, and forms a part for instructions, for explaining the present invention, is not construed as limiting the invention together with embodiments of the present invention.In the accompanying drawings:
Fig. 1 is the schematic diagram of many-core processor network-on-chip real-time Communication for Power timestamp method of the present invention;
Fig. 2 is the schematic diagram of a real-time Communication for Power process in many-core processor network-on-chip real-time Communication for Power timestamp method of the present invention;
Fig. 3 is the hardware configuration schematic diagram of many-core processor network-on-chip real-time Communication for Power timestamp system of the present invention;
Fig. 4 is the course of work exemplary plot of many-core processor network-on-chip real-time Communication for Power timestamp system of the present invention.
Embodiment
Below in conjunction with accompanying drawing, the preferred embodiments of the present invention are described, should be appreciated that preferred embodiment described herein, only for description and interpretation the present invention, is not intended to limit the present invention.
For network size in many-core processor, expand and make message transmissions postpone the problem that there is very large uncertainty and then have influence on real-time Communication for Power, according to the embodiment of the present invention, as Figure 1-Figure 5, a kind of many-core processor network-on-chip real-time Communication for Power timestamp method and system are provided.This many-core processor network-on-chip real-time Communication for Power timestamp method and system, comprise hardware design and software development two aspects, thus in many-core processor real-time Communication for Power effectively, guarantee network service quality.
embodiment of the method
As shown in Figure 1, the specific implementation process of the many-core processor network-on-chip real-time Communication for Power timestamp method of the present embodiment is as follows:
At system design stage:
First, definition time stamp form, design time stamp producing method and maintenance mechanism;
Secondly, the hardware mechanisms of design time stamp mark, transmission, reception, taking-up and processing;
Then, the software function storehouse of definition time stamp mark, transmission, reception, taking-up and processing.
In the system operation phase:
For real-time Communication for Power each time, for timestamp is stamped in data communication, with data transmission and the real-time of timestamp, process.
Further, as shown in Figure 2, real-time Communication for Power process is as follows each time:
First, source node allocating time stamp signature library function stabs mark hardware start-up time, for timestamp is stamped in the data communication that is about to start;
Secondly, source node allocating time stamp Transmission Library function log-on data sends hardware, by network-on-chip, to destination node, sends transmission data, and timestamp is included in transmission data;
Again, destination node allocating time stamp receives built-in function log-on data and receives hardware, receives from the transmission data of source node and timestamp wherein;
Then, destination node allocating time stamp takes out built-in function stamp start-up time and takes out hardware, and timestamp is taken out and deposited from this data communication;
Finally, destination node allocating time stabs out built-in function, and the conditions such as real-time constraint of setting according to timestamp, current system time, user are carried out the real-time judgement of data communication and processed.If requirement of real-time meets, this secondary data communication is effective, and destination node is used the data of this secondary data communication, and carries out subsequent normal operations.If requirement of real-time does not meet, according to practical application request, destination node is taked to comprise and is abandoned the emergency measures such as this communication data, the re-transmission of notification source node.
system embodiment
Under the guidance of preceding method embodiment, the many-core processor network-on-chip real-time Communication for Power timestamp system of the present embodiment, comprises two aspects of hardware design and software development.
On hardware, in the transmission engine of each node, comprise a real-time communication module;
On software, develop one group of built-in function, for supporting mark, transmission, reception, taking-up and the processing of timestamp.
As shown in Figure 3, real-time communication module mainly comprises six modules, respectively:
Global synchronization time counter, by the certain format saved system time, receives overall Tick pulse signal, and signal upgrades Counter Value lock in time thus.
Timestamp mark module, receives the transmission data of a data communication, and using the current system time as timestamp, is marked in this secondary data communication, and the transmission data with timestamp are passed to data transmission blocks.
Data transmission blocks, sends to destination node by the timestamp of this data communication and data by network-on-chip.
Data reception module, receives the data from the data communication with timestamp of network-on-chip.
Timestamp takes out module, from stabbing with take-off time the data communication of timestamp of receiving.
Timestamp processing module, according to the timestamp taking out, from current system time of global synchronization time counter, the conditions such as real-time constraint that user sets carry out the real-time judgement of data communication and process.If requirement of real-time meets, this secondary data communication is effective, and timestamp processing module sends to processor core by the reception data of taking out timestamp.If requirement of real-time does not meet, timestamp is processed mould prevention and reception data is sent to processing core, re-transmitted signal during concurrent excess of export.
The function library of exploitation is write by standard C language, comprises altogether seven built-in functions, is summarized as follows:
Fig. 4 has provided based on many-core processor system architecture schematic diagram of the present invention, mainly comprises numerous nodes and an extensive network-on-chip.Each node comprises a processor core and a transmission engine.A real-time communication module is contained in each transmission engine inside.The node A of take carries out real-time Communication for Power as example to Node B, is described in the detailed process of a system-level real-time Communication for Power, as follows:
Node A is responsible for data communication and stamps timestamp and send the data with timestamp;
Data, the take-off time that Node B is responsible for the free stamp of receiving belt stabs and carries out real-time processing.
The real-time Communication for Power process that node A participates in is:
First, node A, by built-in function getCT () and built-in function getCC (), obtains the current system time;
Secondly, node A, by built-in function setTimeStamp (), stabs mark module start-up time, using the current system time of obtaining as timestamp, is marked in the data communication that needs to initiate;
Finally, node A is by built-in function send (), log-on data sending module, to the request of network initiating communication, and by the data transmission with timestamp to the buffering of the data reception module of Node B.
The real-time Communication for Power process that Node B participates in is:
First, Node B takes out from the buffering of data reception module the data with timestamp that transmitted by node A by built-in function receive ();
Secondly, Node B is by built-in function getTimeStamp (), and start-up time, stamp took out module, from stabbing with take-off time the data of timestamp of receiving;
Again, Node B, by built-in function getCT () and built-in function getCC (), is obtained the current system time;
Finally, Node B, by built-in function HandleOuttime (), is stabbed processing module start-up time, judge this time requirement of real time of whether communicating by letter, if requirement of real-time meets, this secondary data communication is effective, and timestamp processing module sends to processor core by the reception data of taking out timestamp.If requirement of real-time does not meet, timestamp is processed mould prevention and reception data is sent to processing core, re-transmitted signal during concurrent excess of export.
In sum, in many-core processor network-on-chip, basic communication flows significantly increases, and message transmissions postpones to have very large uncertainty, and this point is serious for Real-time System harm.The present invention is directed to this problem, from the angle of software-hardware synergism, propose a set of complete many-core processor network-on-chip real-time Communication for Power timestamp method, and propose further accordingly many-core processor network-on-chip real-time Communication for Power timestamp system scheme.
Finally it should be noted that: the foregoing is only the preferred embodiments of the present invention, be not limited to the present invention, although the present invention is had been described in detail with reference to previous embodiment, for a person skilled in the art, its technical scheme that still can record aforementioned each embodiment is modified, or part technical characterictic is wherein equal to replacement.Within the spirit and principles in the present invention all, any modification of doing, be equal to replacement, improvement etc., within all should being included in protection scope of the present invention.
Claims (8)
1. a many-core processor network-on-chip real-time Communication for Power timestamp method, is characterized in that, comprises the following steps:
A, definition time stamp form, design time stamp producing method and maintenance mechanism;
The hardware mechanisms of b, design time stamp mark, transmission, reception, taking-up and processing;
The software function storehouse of c, definition time stamp mark, transmission, reception, taking-up and processing;
D, stamp timestamp for data communication, with data transmission and the real-time of timestamp, process.
2. many-core processor network-on-chip real-time Communication for Power timestamp method according to claim 1, is characterized in that, in step b, the hardware mechanisms of described timestamp mark, transmission, reception, taking-up and processing, specifically comprises:
The hardware mechanisms of timestamp mark, for before a data communication starts, by source node, the timestamp defining in step a is marked to the reference position of this secondary data communication, and after deadline stamp mark, notification data sends hardware;
The hardware mechanisms of timestamp transmission, at a data communication process, sends hardware by source node by data timestamp is sent, and by network-on-chip, passes to destination node;
The hardware mechanisms that timestamp receives, at a data communication process, receives the timestamp in transmission data that is included in from network-on-chip by destination node by data receiver hardware;
The hardware mechanisms that timestamp takes out after finishing a data communication, takes out timestamp deposit from the data that receive;
the hardware mechanisms that timestamp is processed, carries out the real-time judgement of data communication and processes for the conditions such as real-time constraint of setting according to timestamp, current system time, user.
3. many-core processor network-on-chip real-time Communication for Power timestamp method according to claim 1, is characterized in that, in step c, the software function storehouse of described timestamp mark, transmission, reception, taking-up and processing, specifically comprises:
The software library function of timestamp mark, for before a data communication starts, in user program, stabs mark hardware start-up time, for timestamp is stamped in data communication;
The software library function of timestamp transmission, at a data communication process, in user program, log-on data transmission hardware, carries out timestamp and data transmission;
The software library function that timestamp receives, at a data communication process, in user program, log-on data receives hardware, time of reception stamp and transmission data;
The software library function that timestamp takes out, after finishing a data communication, in user program, start-up time, stamp took out hardware, and from the data that receive, take-off time stabs and deposits;
the software library function that timestamp is processed, carries out the real-time judgement of data communication and processes for the conditions such as real-time constraint of setting according to timestamp, current system time, user.
4. according to the many-core processor network-on-chip real-time Communication for Power timestamp method described in any one in claim 1-3, it is characterized in that, described steps d relates to the concrete once process of the real-time Communication for Power based on timestamp, specifically comprises:
First, source node allocating time stamp signature library function stabs mark hardware start-up time, for timestamp is stamped in the data communication that is about to start;
Secondly, source node allocating time stamp Transmission Library function log-on data sends hardware, by network-on-chip, to destination node, sends transmission data, and timestamp is included in transmission data;
Again, destination node allocating time stamp receives built-in function log-on data and receives hardware, receives from the transmission data of source node and timestamp wherein;
Then, destination node allocating time stamp takes out built-in function stamp start-up time and takes out hardware, and timestamp is taken out and deposited from this data communication;
Finally, destination node allocating time stabs out built-in function, and the conditions such as real-time constraint of setting according to timestamp, current system time, user are carried out the real-time judgement of data communication and processed;
If requirement of real-time meets, this secondary data communication is effective, and destination node is used the data of this secondary data communication, and carries out subsequent normal operations;
If requirement of real-time does not meet, according to practical application request, destination node is taked to comprise and is abandoned the emergency measures such as this communication data, the re-transmission of notification source node.
5. a many-core processor network-on-chip real-time Communication for Power timestamp system, is characterized in that, comprising:
A, in the systems organization stage, according to real system, define concrete timestamp form, design time stamp producing method and maintenance mechanism;
B, on hardware, in the transmission engine of each node, comprise a real-time communication module;
C, on software, develop one group of built-in function, for supporting mark, transmission, reception, taking-up and the processing of timestamp;
D, in system operational process, software-hardware synergism, realizes the support to real-time Communication for Power.
6. many-core processor network-on-chip real-time Communication for Power timestamp system according to claim 5, is characterized in that, described real-time communication module, specifically comprises:
Global synchronization time counter, by the certain format saved system time, receives overall Tick pulse signal, and signal upgrades Counter Value lock in time thus;
Timestamp mark module, receives the transmission data of a data communication, and using the current system time as timestamp, is marked in this secondary data communication, and the transmission data with timestamp are passed to data transmission blocks;
Data transmission blocks, sends to destination node by the timestamp of this data communication and data by network-on-chip;
Data reception module, receives the data from the data communication with timestamp of network-on-chip;
timestamp takes out module, from stabbing with take-off time the data communication of timestamp of receiving;
Timestamp processing module, according to the timestamp taking out, from current system time of global synchronization time counter, the conditions such as real-time constraint that user sets carry out the real-time judgement of data communication and process;
If requirement of real-time meets, this secondary data communication is effective, and timestamp processing module sends to processor core by the reception data of taking out timestamp;
if requirement of real-time does not meet, timestamp is processed mould prevention and reception data is sent to processing core, re-transmitted signal during concurrent excess of export.
7. many-core processor network-on-chip real-time Communication for Power timestamp system according to claim 5, is characterized in that, described one group of built-in function specifically comprises one or more in following built-in function:
Obtain the built-in function getCT () of current tick value,
Obtain the built-in function getCC () of the current cycle number in a tick,
The built-in function setTimeStamp () of the timestamp of a data communication is set,
Obtain the built-in function getTimeStamp () of the timestamp of a data communication,
The built-in function send () of the timestamp of transmission primaries data communication and data,
Receive the timestamp of a data communication and the built-in function receive () of data,
Carry out the built-in function HandleOuttime () of real-time judgement and processing.
8. according to the many-core processor network-on-chip real-time Communication for Power timestamp system described in any one in claim 5-7, it is characterized in that, described D relates to concrete real-time Communication for Power process, comprising:
D1, first node are responsible for data communication and stamp timestamp and send the data with timestamp;
Data, the take-off time that D2, Section Point are responsible for the free stamp of receiving belt stabs and carries out real-time processing; Described step D1 specifically comprises:
First, first node, by built-in function getCT () and built-in function getCC (), obtains the current system time;
Secondly, first node, by built-in function setTimeStamp (), stabs mark module start-up time, using the current system time of obtaining as timestamp, is marked in the data communication that needs to initiate;
Finally, first node is by built-in function send (), log-on data sending module, to the request of network initiating communication, and by the data transmission with timestamp to the buffering of the data reception module of Section Point;
And/or,
Described step D2 specifically comprises:
First, Section Point takes out from the buffering of data reception module the data with timestamp that transmitted by first node by built-in function receive ();
Secondly, Section Point is by built-in function getTimeStamp (), and start-up time, stamp took out module, from stabbing with take-off time the data of timestamp of receiving;
Again, Section Point, by built-in function getCT () and built-in function getCC (), obtains the current system time;
Finally, Section Point is by built-in function HandleOuttime (), stab processing module start-up time, judge this time requirement of real time of whether communicating by letter, if requirement of real-time meets, this secondary data communication is effective, and timestamp processing module sends to processor core by the reception data of taking out timestamp;
if requirement of real-time does not meet, timestamp is processed mould prevention and reception data is sent to processing core, re-transmitted signal during concurrent excess of export.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310700721.9A CN103631752A (en) | 2013-12-19 | 2013-12-19 | On-chip network real-time communication timestamp method and system of manycore processor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310700721.9A CN103631752A (en) | 2013-12-19 | 2013-12-19 | On-chip network real-time communication timestamp method and system of manycore processor |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN103631752A true CN103631752A (en) | 2014-03-12 |
Family
ID=50212830
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310700721.9A Pending CN103631752A (en) | 2013-12-19 | 2013-12-19 | On-chip network real-time communication timestamp method and system of manycore processor |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103631752A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106980943A (en) * | 2017-04-24 | 2017-07-25 | 顺丰科技有限公司 | A kind of asset management system of automatic acquisition asset configuration information and its method |
| CN110998529A (en) * | 2017-07-31 | 2020-04-10 | 三菱电机株式会社 | Information processing apparatus and information processing method |
| CN112526952A (en) * | 2020-12-14 | 2021-03-19 | 安徽巨一科技股份有限公司 | Method and system for acquiring and analyzing rhythm based on linear body |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2006030195A2 (en) * | 2004-09-14 | 2006-03-23 | Coware, Inc. | Mehtod and system for debugging a multi- threaded program executing in a multicore architecture |
| US20080209176A1 (en) * | 2007-02-28 | 2008-08-28 | Advanced Micro Devices, Inc. | Time stamping transactions to validate atomic operations in multiprocessor systems |
| US20100058101A1 (en) * | 2008-08-29 | 2010-03-04 | Ahmed Shahid | System and method for reducing latency associated with timestamps in a multi-core, multi-threaded processor |
| CN103269256A (en) * | 2013-05-10 | 2013-08-28 | 卡斯柯信号有限公司 | Information timeliness safety judgment method in safety coding communication system |
-
2013
- 2013-12-19 CN CN201310700721.9A patent/CN103631752A/en active Pending
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2006030195A2 (en) * | 2004-09-14 | 2006-03-23 | Coware, Inc. | Mehtod and system for debugging a multi- threaded program executing in a multicore architecture |
| US20080209176A1 (en) * | 2007-02-28 | 2008-08-28 | Advanced Micro Devices, Inc. | Time stamping transactions to validate atomic operations in multiprocessor systems |
| US20100058101A1 (en) * | 2008-08-29 | 2010-03-04 | Ahmed Shahid | System and method for reducing latency associated with timestamps in a multi-core, multi-threaded processor |
| CN103269256A (en) * | 2013-05-10 | 2013-08-28 | 卡斯柯信号有限公司 | Information timeliness safety judgment method in safety coding communication system |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106980943A (en) * | 2017-04-24 | 2017-07-25 | 顺丰科技有限公司 | A kind of asset management system of automatic acquisition asset configuration information and its method |
| CN106980943B (en) * | 2017-04-24 | 2024-04-16 | 顺丰科技有限公司 | Automatic acquisition of asset configuration information asset management system and method thereof |
| CN110998529A (en) * | 2017-07-31 | 2020-04-10 | 三菱电机株式会社 | Information processing apparatus and information processing method |
| CN110998529B (en) * | 2017-07-31 | 2021-08-20 | 三菱电机株式会社 | Information processing apparatus and information processing method |
| CN112526952A (en) * | 2020-12-14 | 2021-03-19 | 安徽巨一科技股份有限公司 | Method and system for acquiring and analyzing rhythm based on linear body |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR20220042044A (en) | Deterministic packet scheduling and dma for time sensitive networking | |
| CN106095583B (en) | Principal and subordinate's nuclear coordination calculation and programming frame based on new martial prowess processor | |
| US6134514A (en) | Large-scale network simulation method and apparatus | |
| US20190045475A1 (en) | Technologies for managing internal time synchronization | |
| CN104135359B (en) | Tandem type multi-node synchronization sampling and data transmission method when a kind of strong | |
| US8689035B2 (en) | Communication system, communication interface, and synchronization method | |
| WO2015196685A1 (en) | Clock synchronization method and apparatus | |
| CN102315929B (en) | Timing synchronization controller of ground simulation system | |
| CN102907058B (en) | The apparatus and method that sync-lock unit transmission is provided in the network for not having central authorities' control | |
| TW202114386A (en) | Method for transmitting data packet and apparatus for implementing the same | |
| CN102291232A (en) | Clock synchronization method and device | |
| JP6449430B2 (en) | Time synchronization method, device and time synchronization server for network device | |
| CN112003768B (en) | Multi-node test system and method for executing multi-node test | |
| US20190326916A1 (en) | Decentralized synchronization of multiple agents | |
| CN103957233A (en) | Real-time communication platform based on processor nucleus dividing and virtual machine | |
| CN103631752A (en) | On-chip network real-time communication timestamp method and system of manycore processor | |
| CN114301980A (en) | Method, device and system for scheduling container cluster and computer readable medium | |
| Chen et al. | ArSMART: An improved SMART NoC design supporting arbitrary-turn transmission | |
| Fummi et al. | A timing-accurate modeling and simulation environment for networked embedded systems | |
| US20230077631A1 (en) | Time domain monitoring and adjustment by a network interface device | |
| CN116614199A (en) | Clock synchronization method, device, slave clock equipment, clock synchronization system and medium | |
| JP4686740B2 (en) | Electronic device, method of frame synchronization, and mobile device | |
| Chung et al. | A low-cost standard mode MPI hardware unit for embedded MPSoC | |
| US20240204899A1 (en) | Phase synchronization between timers | |
| CN115664572B (en) | Clock synchronization method, device and system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20140312 |