CN103576400A - Displayer and driving method thereof - Google Patents

Displayer and driving method thereof Download PDF

Info

Publication number
CN103576400A
CN103576400A CN201210248695.6A CN201210248695A CN103576400A CN 103576400 A CN103576400 A CN 103576400A CN 201210248695 A CN201210248695 A CN 201210248695A CN 103576400 A CN103576400 A CN 103576400A
Authority
CN
China
Prior art keywords
pixel
sub
sweep
sweep signal
display
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201210248695.6A
Other languages
Chinese (zh)
Inventor
陈建宏
陈英仁
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Innocom Technology Shenzhen Co Ltd
Innolux Shenzhen Co Ltd
Chi Mei Optoelectronics Corp
Original Assignee
Innolux Shenzhen Co Ltd
Chi Mei Optoelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Innolux Shenzhen Co Ltd, Chi Mei Optoelectronics Corp filed Critical Innolux Shenzhen Co Ltd
Priority to CN201210248695.6A priority Critical patent/CN103576400A/en
Publication of CN103576400A publication Critical patent/CN103576400A/en
Pending legal-status Critical Current

Links

Images

Abstract

The invention discloses a displayer and a driving method thereof. The displayer comprises a first scanning line, a second scanning line, a third scanning line, a data line and a first pixel, wherein the first pixel comprises first sub-pixel, a first switch, a second sub-pixel, a second switch, a lower color cast circuit, a lower color cast switch and a dark space forming circuit. The first sub-pixel comprises a first sub-pixel electrode; the first switch receives a second scanning signal of the second scanning line to electrically couple the data line with the first sub-pixel electrode; the second sub-pixel comprises a second sub-pixel electrode; the second switch receives the second scanning signal of the second scanning line to electrically couple the data line with the second sub-pixel electrode; the lower color cast circuit comprises a compensation capacitor; the lower color cast switch receives a third scanning signal of the third scanning line to electrically couple the compensation capacitor to the second pixel electrode of the second sub-pixel selectively; the dark space forming circuit receives a dark space forming signal to electrically couple the first sub-pixel electrode or the second sub-pixel electrode with a universal potential node selectively.

Description

Display and driving method thereof
Technical field
The present invention relates to display, particularly there is display and the driving method thereof of 2D and 3D Presentation Function.
Background technology
3D display technique is now to utilize the effect of the parallax generation stereopsis of audience's visual angle change.Black matrix (black matrix) can be set in traditional 3D display, and these black matrixes generally form with lighttight material, and are arranged between pixel, to reduce the phenomenon that produces interference (crosstalk) between pixel.Yet these black matrixes can cover the part output light that pixel produces, and then the light output efficiency of display is significantly reduced, if the display therefore with black matrix when showing 2D image data, can produce the problem that picture is excessively dark.
Summary of the invention
In view of this, the present invention has disclosed a kind of display, comprises that first to three scan line, data line, and the first pixel comprises the first sub-pixel, comprises the first pixel electrode; The first switch, receives the second sweep signal of the second sweep trace, with by data line and the first pixel electrode electric coupling; The second sub-pixel, comprises the second pixel electrode; Second switch, receives the second sweep signal of the second sweep trace, with by data line and the second pixel electrode electric coupling; Low colour cast circuit, comprises building-out capacitor; Low colour cast switch, receives the 3rd sweep signal of three scan line, optionally building-out capacitor is electrically coupled to the second pixel electrode of the second sub-pixel; And dark space forms circuit, receive dark space and form signal, so that optionally by the first or second pixel electrode, one of them leads to potential nodes electric coupling together, wherein this dark space formation circuit comprises dark space switch, there is control end, first end and the second end, wherein this control end is electrically connected to this first sweep trace, and this first end is electrically connected to the first pixel electrode, and this second end is logical potential nodes electric coupling together.
The present invention has disclosed a kind of driving method of display, in order to drive display as above, wherein, when 3D display mode, sequentially carries out following steps: export the 3rd sweep signal to the three scan line; Export the second sweep signal to this second sweep trace, make the data of data line input first and second sub-pixel; Export the first sweep signal to the first sweep trace, wherein the first sweep signal forms signal as dark space, makes the first sub-pixel form dark space; And when 2D display mode, sequentially carry out following steps: export the first sweep signal to the first sweep trace; Export the second sweep signal to the second sweep trace, make the data of data line input first and second sub-pixel; Export the 3rd sweep signal to the three scan line, make the liquid crystal capacitance of the second sub-pixel and building-out capacitor share electric charge.
The present invention has also disclosed a kind of display, comprises that first to three scan line, data line, and the first pixel comprises the first sub-pixel, comprises the first pixel electrode; The first switch, receives the second sweep signal of the second sweep trace, with by data line and the first pixel electrode electric coupling; The second sub-pixel, comprises the second pixel electrode; Second switch, receives the second sweep signal of the second sweep trace, with by data line and the second pixel electrode electric coupling; Low colour cast circuit, comprises building-out capacitor; Low colour cast switch, receives the 3rd sweep signal of three scan line, optionally building-out capacitor is electrically coupled to the second pixel electrode of the second sub-pixel; And dark space formation circuit, receive dark space and form signal, so that optionally one of them leads to potential nodes electric coupling together by the first or second pixel electrode; Also comprise the 4th sweep trace, the 5th sweep trace; The second pixel comprises: the 3rd sub-pixel, comprises the 3rd pixel electrode; The 3rd switch, receives the 4th sweep signal of the 4th sweep trace, with optionally by data line and the 3rd pixel electrode electric coupling; The 4th sub-pixel, comprises the 4th pixel electrode; The 4th switch, receives the 4th sweep signal of the 4th sweep trace, with optionally by data line and the 4th pixel electrode electric coupling; Wherein, dark space forms circuit and comprises dark space switch, has control end, first end and the second end, and wherein control end is electrically connected to receive the 4th sweep signal with the 4th sweep trace, first end is electrically connected to the second pixel electrode, and the second end is logical potential nodes electric coupling together.
A driving method for display, in order to drive display as above, wherein, when 3D display mode, sequentially carries out following steps: export the second sweep signal to the second sweep trace, make the data of data line input first and second sub-pixel; Export the 4th sweep signal to the 4th sweep trace, make data input the 3rd and the 4th sub-pixel of data line, wherein the 4th sweep signal also forms signal as dark space, makes the second sub-pixel form dark space simultaneously; And when 2D display mode, sequentially carry out following steps: export the 4th sweep signal to the four sweep traces, make data input the 3rd and the 4th sub-pixel of data line; Export the 5th sweep signal to the five sweep traces, make the electric capacity of the 4th sub-pixel and building-out capacitor share electric charge, and export the second sweep signal to the second sweep trace simultaneously, make the data of data line input first and second sub-pixel; And export the 3rd sweep signal to the three scan line, make the liquid crystal capacitance of the 4th sub-pixel and building-out capacitor share electric charge.
Accompanying drawing explanation
The disclosed description of the present invention can be arranged in pairs or groups the following drawings reading so that be easier to understand.The Partial Feature that it is noted that accompanying drawing is not planned according to the actual product ratio of industry.In fact, the Aspect Ratio of these features can increase and decrease arbitrarily, does not affect the essence of invention.Feature identical in the present invention all represents with identical label.
Figure 1A is in one embodiment of the invention, the partial circuit schematic diagram of display;
Figure 1B is in another embodiment of the present invention, the partial circuit schematic diagram of display;
Fig. 2 A is the driving method of the display of Figure 1A and Figure 1B;
Fig. 2 B is the driving method of the display of Figure 1A and Figure 1B;
Fig. 3 is in another embodiment of the present invention, the partial circuit schematic diagram of display;
Fig. 4 A is the driving method of the display of Fig. 3;
Fig. 4 B is the driving method of the display of Fig. 3.
Embodiment
The content below disclosing can contrast with accompanying drawing, and wherein corresponding parts are shown greatly identical label and indicated on accompanying drawing.And wherein the schematic diagram of equivalent electrical circuit only discloses the annexation between element, the relative position of limiting element not.In the following description, for making easy to understand, many details that specifically arrange have been added.Yet those skilled in the art should understand only to be needed just can realize the present invention with reference to disclosed part exemplary context.In part example, known structure and element present in the mode of calcspar, so that content straightforward.
Figure 1A is in one embodiment of the invention, the partial circuit schematic diagram of display 100 (for example liquid crystal display).Display 100 comprises scan drive cell S0, and data line Data and first is to three scan line S1 to S3.Scan drive cell S0 transmits respectively the first to the 3rd sweep signal to the first to three scan line S1 to S3, to control the corresponding circuits in display 100.Data line Data receives image data and is sent to the respective pixel in display 100.
Display 100 also comprises the first sub-pixel A and the second sub-pixel B.The first sub-pixel A comprises liquid crystal capacitance C la, memory capacitance C sa, and the first switch M a.For making accompanying drawing simple and clear, memory capacitance is not illustrated in accompanying drawing.In the present embodiment, the first switch M afor thin film transistor (TFT) (thin film transistor), its grid is electrically connected to the second sweep trace S2, and one of its source/drain electrode is electrically connected to data line Data, another of its source/drain electrode with the first pixel electrode P abe electrically connected to.Liquid crystal capacitance C lathe other end logical potential nodes V together combe electrically connected to.Memory capacitance C saone end be electrically connected to the first pixel electrode P a, the other end leads to potential nodes V together combe electrically connected to.
The second sub-pixel B comprises liquid crystal capacitance C lb, memory capacitance C sb, and second switch M bl.In the present embodiment, the first switch M blfor thin film transistor (TFT), its grid is electrically connected to the second sweep trace S2, and one of its source/drain electrode is electrically connected to data line Data, another of its source/drain electrode with the second pixel electrode P bbe electrically connected to.Liquid crystal capacitance C lbthe other end logical potential nodes V together combe electrically connected to.Memory capacitance C sbone end be electrically connected to the second pixel electrode P b, the other end leads to potential nodes V together combe electrically connected to.
When the second sweep trace S2 receives the second sweep signal from scan drive cell S0, the first switch M awith second switch M b1open, make the data of data line Data input the memory capacitance C of the first sub-pixel A saand the memory capacitance C of the second sub-pixel B sbin.
The display of Figure 1A also comprises that low colour cast circuit C and dark space form circuit D.Wherein, low colour cast circuit C comprises building-out capacitor C cand the 3rd switch M b2.In the present embodiment, the 3rd switch M b2for thin film transistor (TFT), its grid is electrically connected to three scan line S3, its source/drain electrode first with the second pixel electrode P bbe electrically connected to, another of its source/drain electrode with building-out capacitor C cone end be electrically connected to.Building-out capacitor C cthe other end logical potential nodes V together combe electrically connected to.Yet, be not limited only to this, the 3rd switch M b2can for any can be according to the 3rd sweep signal of three scan line S3 optionally by the second pixel electrode P bwith building-out capacitor C cthe device of one end electric coupling.When the three scan line S3 of display receives the 3rd sweep signal, the 3rd switch M of low colour cast circuit C b2conducting, makes the second pixel electrode P of the second sub-pixel B bwith building-out capacitor C celectric coupling, memory capacitance C sbwith building-out capacitor C celectric charge share, the light output rating of the second sub-pixel B is reduced.
Dark space forms circuit D and comprises the 4th switch M c, in the present embodiment, the 4th switch M cfor thin film transistor (TFT), its grid is electrically connected to the first sweep trace S1, one of its source/drain electrode and the first pixel electrode P abe electrically connected to, another of its source/drain electrode leads to potential nodes V together combe electrically connected to.Yet, be not limited only to this, the 4th switch M ccan for any can be according to the first sweep signal of the first sweep trace S1 optionally by the first pixel electrode P alead to together potential nodes V comthe device of electric coupling.When the first sweep trace S1 receives the first sweep signal, dark space forms the 4th switch M of circuit D cconducting, makes the first pixel electrode P of the first sub-pixel A alead to together potential nodes V comelectric coupling, by memory capacitance C sathe data of storing discharge, and make the first sub-pixel A form dark space.
Figure 1B is for another embodiment of display that the present invention discloses.The display difference of the display of Figure 1B and Figure 1A is that the dark space of Figure 1B forms circuit D and also comprises dark space capacitor C d.In the embodiment of Figure 1B, the 4th switch M canother of source/drain electrode do not lead to potential nodes V together comdirectly be electrically connected to, but with dark space capacitor C done end be electrically connected to.Dark space capacitor C dthe other end logical potential nodes V together combe electrically connected to.When the first sweep trace S1 of the display of Figure 1B receives the first sweep signal, dark space forms the 4th switch M of circuit D cconducting, makes the first pixel electrode P of the first sub-pixel A awith dark space capacitor C delectric coupling, memory capacitance C sawith dark space capacitor C delectric charge share, make the first pixel electrode P avoltage lower than the critical voltage (Threshold Voltage) of the first sub-pixel A, the first sub-pixel A forms dark space.
Below disclose two kinds of driving methods of the display of Figure 1A and Figure 1B, as shown in Fig. 2 A and Fig. 2 B.For making easy understanding, the driving method of Fig. 2 A and Fig. 2 B correspond to Figure 1A and Figure 1B display 100 and 200 first to three scan line S1 to S3; Yet be not limited in this, those skilled in the art should be applied to the display with any amount sweep trace easily according to disclosed embodiment herein.
When display 100 or 200 operates on 2D display mode, its driving method as shown in Figure 2 A.At a picture frame, in the cycle, comprise and first send the first sweep signal to the first sweep trace S1, make dark space form the 4th switch M of circuit D cconducting, by the first pixel electrode P of the first sub-pixel A awith dark space capacitor C delectric coupling, this step makes liquid crystal capacitance C in the first sub-pixel A lathe data of interior last picture frame are reset, and do not affect the image display of this picture frame.Then stop sending the first sweep signal, and send the second sweep signal to the second sweep trace S2, make the data of data line Data input the memory capacitance C of the first sub-pixel A saand the memory capacitance C of the second sub-pixel B sbin.Stop again sending the second sweep signal, and send the 3rd sweep signal to the three scan line S3, make the second pixel electrode P of the second sub-pixel B bwith building-out capacitor C celectric coupling, memory capacitance C sbwith building-out capacitor C celectric charge is shared, and the brightness of the first sub-pixel A is reduced, and colour cast (color shift) phenomenon when alleviating display 100 or 200 and showing 2D image data.
When display 100 or 200 operates on 3D display mode, its driving method as shown in Figure 2 B.At a picture frame, in the cycle, first send the 3rd sweep signal to the three scan line S3, make the 3rd switch M of low colour cast circuit C b2conducting, by the second pixel electrode P of the second sub-pixel B bwith building-out capacitor C celectric coupling, due to liquid crystal capacitance C in the second sub-pixel B lbstill store the image data of last picture frame, this step does not affect the image display of this picture frame.Then stop sending the 3rd sweep signal, and send the second sweep signal to the second sweep trace S2, make the data of data line Data input the memory capacitance C of the first sub-pixel A saand the memory capacitance C of the second sub-pixel B sbin.Stop sending the second sweep signal again, and send the first sweep signal to the first sweep trace S1, dark space forms the 4th switch M of circuit D cconducting, memory capacitance C saand then the LCD penetration that is discharged to the first sub-pixel A is zero, make the first sub-pixel A form dark space.
Fig. 3 is in another embodiment of the present invention, the circuit diagram of display 300.Display 300 comprises scan drive cell S0, data line Data, and the first to the 5th sweep trace S1 to S5.Scan drive cell S0 transmits respectively the first to the 5th sweep signal to the first to the 5th sweep trace S1 to S5, to control the corresponding circuits in display 300.Data line Data receives image data and is sent to the respective pixel in display 300.
Display 300 comprises the first sub-pixel A and the second sub-pixel B.The first sub-pixel A is identical with the embodiment of Figure 1A in fact with the second sub-pixel B, and its structure repeats no more.When the second sweep trace S2 receives the second sweep signal from scan drive cell S0, the first switch M awith second switch M blopen, make the data of data line Data input the memory capacitance C of the first sub-pixel A saand the memory capacitance C of the second sub-pixel B sbin.
Display also comprises the 3rd sub-pixel A' and the 4th sub-pixel B ', its annexation and the mode of action are identical with the first sub-pixel A and the second sub-pixel B in fact: when the 4th sweep trace S4 receives the 4th sweep signal from scan drive cell S0, and the 3rd switch M a' and the 4th switch M bl' open, make the memory capacitance C of data input the 3rd sub-pixel A' of data line Data sa' and the memory capacitance C of the 4th sub-pixel B ' sb' in.
The display of Fig. 3 also comprises low colour cast circuit C and C ', its structure and annexation in fact with the embodiment of Figure 1A in low colour cast circuit C identical, repeat no more.When the three scan line S3 of display self-scanning driver element S0 receives the 3rd sweep signal, the 3rd switch M of low colour cast circuit C b2conducting, makes the second pixel electrode P of the second sub-pixel B bwith building-out capacitor C celectric coupling, liquid crystal capacitance C lbwith building-out capacitor C celectric charge share, the brightness of the second sub-pixel B is reduced.When the 5th sweep trace S5 self-scanning driver element S0 of display receives the 5th sweep signal, the 5th switch M of low colour cast circuit C ' b2' conducting, make the 4th pixel electrode P of the 4th sub-pixel B ' b' and building-out capacitor C c' electric coupling, liquid crystal capacitance C lb' and building-out capacitor C c' electric charge share, the brightness of the 4th sub-pixel B ' is reduced.
It should be noted, the embodiment of Fig. 3 and the difference of Figure 1A are dark space circuit D and D '.The dark space formation circuit D ' of now take is example explanation.Dark space forms circuit D ' and comprises the 4th switch M c', in the present embodiment, the 4th switch M c' be thin film transistor (TFT), its grid is electrically connected to the 4th sweep trace S4, its source/drain electrode first with the second pixel electrode P bbe electrically connected to, another of its source/drain electrode leads to potential nodes V together combe electrically connected to.Yet, be not limited only to this, the 4th switch M c' can for any can be according to the 4th sweep signal of the 4th sweep trace S4 optionally by the second pixel electrode P blead to together potential nodes V comthe device of electric coupling.When the 4th sweep trace S4 receives the first sweep signal, dark space forms the 4th switch M of circuit D ' c' conducting, make the second pixel electrode P of the second sub-pixel B blead to together potential nodes V comelectric coupling, by memory capacitance C sbthe data of storing discharge, and make the second sub-pixel B form dark space.In like manner, the grid of dark space circuit D is electrically connected to the second sweep trace S2, the pixel electrode (not shown) that is connected to first top neighbor of its source/drain electrode, and another of its source/drain electrode leads to potential nodes V together combe electrically connected to.
Below disclose two kinds of driving methods of the display of Fig. 3, as shown in Figure 4 A and 4 B shown in FIG..For making easy understanding, the driving method of Fig. 4 A and Fig. 4 B corresponds to the first to the 5th sweep trace S1 to S5 of the display 300 of Fig. 3; Yet be not limited in this, those skilled in the art should be applied to the display with any amount sweep trace easily according to disclosed embodiment herein.
When display operates on 3D display mode, its driving method as shown in Figure 4 A: at a picture frame, in the cycle, comprise and first send the second sweep signal to the second sweep trace S2, make the data of data line Data input the memory capacitance C of the first sub-pixel A saand the memory capacitance C of the second sub-pixel B sbin.Then stop sending the second sweep signal, and send the 4th sweep signal to the four sweep trace S4, make the memory capacitance C of data input the 3rd sub-pixel A' of data line Data sa' and the memory capacitance C of the 4th sub-pixel B ' sb' in, and make dark space form the 4th switch M of circuit D ' c' conducting, by the second pixel electrode P of the second sub-pixel B blead to together potential nodes V comelectric coupling, makes memory capacitance C in the second sub-pixel B sbbeing discharged to LCD penetration is zero, so that the second sub-pixel B forms dark space; Also optionally send the 3rd sweep signal to the three scan line S3, so that the 3rd switch M of low colour cast circuit C simultaneously b2conducting.
When display operates on 2D display mode, its driving method as shown in Figure 4 B: at a picture frame, in the cycle, comprise and first send the 4th sweep signal to the four sweep trace S4, make the liquid crystal capacitance C of data inputs the 3rd sub-pixel A' of data line Data la' and the liquid crystal capacitance C of the 4th sub-pixel B lb' in.Then stop sending the 4th sweep signal, and send respectively the second and the 5th sweep signal to the second and the 5th sweep trace S2 and S5, make the data of data line Data input the memory capacitance C of the first sub-pixel A saand the memory capacitance C of the second sub-pixel B sbin, and make the 5th switch M of low colour cast circuit C ' b2' conducting, by the 4th pixel electrode P of the 4th sub-pixel B ' b' and building-out capacitor C celectric coupling, makes liquid crystal capacitance C lb' and building-out capacitor C c' electric charge shares, and reduces the light output rating of the 4th sub-pixel B ', and color offset phenomenon when alleviating display and showing 2D image data.Wherein the second and the 5th sweep signal can be for send or send when different simultaneously.Then send the 3rd sweep signal, make the 3rd switch M of low colour cast circuit C b2conducting, by the second pixel electrode P of the second sub-pixel B bwith building-out capacitor C celectric coupling, makes liquid crystal capacitance C lbwith building-out capacitor C celectric charge is shared, and reduces the light output rating of the second sub-pixel B.
Above disclosed display with and driving method, there is the function that shows 2D image and 3D image, when operating on 2D display mode, there is the usefulness of reduction image colour cast; When operating on 3D display mode, one of them can close formation dark space first and second sub-pixel, alleviates the interference phenomenon between sub-pixel.
More than describe and disclosed concept of the present invention.Should understand those skilled in the art can make various modifications according to foregoing, and not departing from spirit of the present invention and category.Moreover all examples only as the use of example, allow the people of reading can be easier to understand the present invention with narration, do not limit the scope of patent protection.All criterions described here, situation, and embodiment, also only as the use of example, be equal to substitute identical in any structure or in function, comprises existing or not yet invented.
Foregoing is only the use of demonstration, and actual scope of patent protection please refer to following claim.

Claims (9)

1. a display, comprising:
The first sweep trace, the second sweep trace, and three scan line;
Data line;
The first pixel, comprising:
The first sub-pixel, comprising:
The first pixel electrode;
The first switch, receives the second sweep signal of described the second sweep trace, with optionally by described data line and described the first pixel electrode electric coupling;
The second sub-pixel, comprising:
The second pixel electrode;
Second switch, receives described second sweep signal of described the second sweep trace, with optionally by described data line and described the second pixel electrode electric coupling;
Low colour cast circuit, comprising:
Building-out capacitor;
Low colour cast switch, receives the 3rd sweep signal of described three scan line, optionally described building-out capacitor is electrically coupled to described second pixel electrode of described the second sub-pixel; And
Dark space forms circuit, receive dark space and form signal, with optionally by one of them logical potential nodes electric coupling together of described the first pixel electrode or described the second pixel electrode, with allow described the first sub-pixel or described the second sub-pixel one of them become dark space.
2. display as claimed in claim 1, wherein said dark space forms circuit and comprises dark space switch, there is control end, first end and the second end, wherein said control end is electrically connected to described the first sweep trace, described first end is electrically connected to the first pixel electrode, and described the second end is logical potential nodes electric coupling together.
3. display as claimed in claim 2, wherein also comprises scan drive cell, is electrically connected to described three scan line with described first;
When described display operates on 3D display mode, described scan drive cell is sequentially exported described the 3rd, second, first sweep signal to described the 3rd, second, first sweep trace, and wherein said the first sweep signal forms signal as described dark space; And
When described display operates on 2D display mode, described scan drive cell is sequentially exported described first, second, third sweep signal to described first, second, third sweep trace.
4. display as claimed in claim 1, also comprises:
The 4th sweep trace, the 5th sweep trace;
The second pixel, comprising:
The 3rd sub-pixel, comprising:
The 3rd pixel electrode;
The 3rd switch, receives the 4th sweep signal of described the 4th sweep trace, with optionally by described data line and described the 3rd pixel electrode electric coupling;
The 4th sub-pixel, comprising:
The 4th pixel electrode;
The 4th switch, receives described the 4th sweep signal of described the 4th sweep trace, with optionally by described data line and described the 4th pixel electrode electric coupling;
Wherein, described dark space forms circuit and comprises dark space switch, there is control end, first end and the second end, wherein said control end is electrically connected to receive described the 4th sweep signal with described the 4th sweep trace, described first end is electrically connected to described the second pixel electrode, and described the second end is logical potential nodes electric coupling together.
5. display as claimed in claim 4, wherein also comprises scan drive cell, is electrically connected to described the 5th sweep trace with described first;
When described display operates on 3D display mode, described scan drive cell sequentially carries out following steps:
Export described the second sweep signal to described the second sweep trace;
Export described the 4th sweep signal to described the 4th sweep trace;
Wherein said the 4th sweep signal forms signal as described dark space; And
When described display operates on 2D display mode, described scan drive cell sequentially carries out following steps:
Export described the 4th sweep signal to described the 4th sweep trace;
Export respectively described the 5th sweep signal and described the second sweep signal to described the 5th sweep trace and described the second sweep trace; And
Export described the 3rd sweep signal to described three scan line.
6. the display as described in claim 2 or 5, wherein said dark space forms circuit and also comprises discharge capacity, is coupled between described the second end and described common potential nodes.
7. display as claimed in claim 1, the wherein said first to the 3rd switch is transistor.
8. a driving method for display, in order to drive display as claimed in claim 2, wherein
When 3D display mode, sequentially carry out following steps:
Export described the 3rd sweep signal to described three scan line;
Export described the second sweep signal to described the second sweep trace, make the data of described data line input described first and described the second sub-pixel;
Export described the first sweep signal to described the first sweep trace, wherein said the first sweep signal forms signal as described dark space, makes described the first sub-pixel form dark space; And
When 2D display mode, sequentially carry out following steps:
Export described the first sweep signal to described the first sweep trace;
Export described the second sweep signal to described the second sweep trace, make the data of described data line input described first and described the second sub-pixel;
Export described the 3rd sweep signal to described three scan line, make the liquid crystal capacitance of described the second sub-pixel and described building-out capacitor share electric charge.
9. a driving method for display, in order to drive display as claimed in claim 4, wherein
When 3D display mode, sequentially carry out following steps:
Export described the second sweep signal and give described the second sweep trace, make the data of described data line input described first and described the second sub-pixel;
Export described the 4th sweep signal and give described the 4th sweep trace, make the data of described data line input the described the 3rd and described the 4th sub-pixel, wherein said the 4th sweep signal also forms signal as described dark space, makes described the second sub-pixel form dark space simultaneously; And
When 2D display mode, sequentially carry out following steps:
Export described the 4th sweep signal to described the 4th sweep trace, make the data of described data line input the described the 3rd and described in. four sub-pixels;
Export respectively described the 5th sweep signal and described the second sweep signal to described the 5th sweep trace and described the second sweep trace, make the electric capacity of described the 4th sub-pixel and described building-out capacitor share electric charge, and make the data of described data line input described first and described the second sub-pixel; And
Export described the 3rd sweep signal to described three scan line, make the liquid crystal capacitance of described the second sub-pixel and described building-out capacitor share electric charge.
CN201210248695.6A 2012-07-18 2012-07-18 Displayer and driving method thereof Pending CN103576400A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201210248695.6A CN103576400A (en) 2012-07-18 2012-07-18 Displayer and driving method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210248695.6A CN103576400A (en) 2012-07-18 2012-07-18 Displayer and driving method thereof

Publications (1)

Publication Number Publication Date
CN103576400A true CN103576400A (en) 2014-02-12

Family

ID=50048483

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210248695.6A Pending CN103576400A (en) 2012-07-18 2012-07-18 Displayer and driving method thereof

Country Status (1)

Country Link
CN (1) CN103576400A (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103941508A (en) * 2014-04-10 2014-07-23 深圳市华星光电技术有限公司 Pixel structure and liquid crystal display device
CN104460151A (en) * 2014-12-10 2015-03-25 深圳市华星光电技术有限公司 Liquid crystal display panel and driving method thereof
CN104483789A (en) * 2014-12-10 2015-04-01 深圳市华星光电技术有限公司 Liquid crystal display panel and driving method of liquid crystal display panel
WO2016029499A1 (en) * 2014-08-28 2016-03-03 深圳市华星光电技术有限公司 Stereoscopic display apparatus and liquid crystal display panel and array substrate thereof
WO2017049679A1 (en) * 2015-09-21 2017-03-30 深圳市华星光电技术有限公司 Liquid crystal display panel and driving method therefor
CN109616482A (en) * 2019-02-25 2019-04-12 京东方科技集团股份有限公司 Array substrate and its driving method, display panel and display device
WO2023124717A1 (en) * 2021-12-30 2023-07-06 惠科股份有限公司 Driving circuit, driving method, and display device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120019754A1 (en) * 2010-07-20 2012-01-26 Au Optronics Corporation Pixel array, polymer stablized alignment liquid crystal display panel, and pixel array driving method
CN102402026A (en) * 2011-08-31 2012-04-04 深圳市华星光电技术有限公司 Liquid crystal display
CN102469337A (en) * 2010-11-17 2012-05-23 三星电子株式会社 Method of driving display panel and display apparatus for performing the method

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120019754A1 (en) * 2010-07-20 2012-01-26 Au Optronics Corporation Pixel array, polymer stablized alignment liquid crystal display panel, and pixel array driving method
CN102469337A (en) * 2010-11-17 2012-05-23 三星电子株式会社 Method of driving display panel and display apparatus for performing the method
CN102402026A (en) * 2011-08-31 2012-04-04 深圳市华星光电技术有限公司 Liquid crystal display

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103941508A (en) * 2014-04-10 2014-07-23 深圳市华星光电技术有限公司 Pixel structure and liquid crystal display device
WO2015154328A1 (en) * 2014-04-10 2015-10-15 深圳市华星光电技术有限公司 Pixel structure and liquid crystal display device
WO2016029499A1 (en) * 2014-08-28 2016-03-03 深圳市华星光电技术有限公司 Stereoscopic display apparatus and liquid crystal display panel and array substrate thereof
CN104460151A (en) * 2014-12-10 2015-03-25 深圳市华星光电技术有限公司 Liquid crystal display panel and driving method thereof
CN104483789A (en) * 2014-12-10 2015-04-01 深圳市华星光电技术有限公司 Liquid crystal display panel and driving method of liquid crystal display panel
WO2016090696A1 (en) * 2014-12-10 2016-06-16 深圳市华星光电技术有限公司 Liquid crystal display panel and drive method thereof
CN104460151B (en) * 2014-12-10 2017-04-12 深圳市华星光电技术有限公司 Liquid crystal display panel and driving method thereof
WO2017049679A1 (en) * 2015-09-21 2017-03-30 深圳市华星光电技术有限公司 Liquid crystal display panel and driving method therefor
US10359677B2 (en) 2015-09-21 2019-07-23 Shenzhen China Star Optoelectronics Technology Co., Ltd. Liquid crystal display panel and method for driving the same
CN109616482A (en) * 2019-02-25 2019-04-12 京东方科技集团股份有限公司 Array substrate and its driving method, display panel and display device
CN109616482B (en) * 2019-02-25 2021-03-02 京东方科技集团股份有限公司 Array substrate, driving method thereof, display panel and display device
WO2023124717A1 (en) * 2021-12-30 2023-07-06 惠科股份有限公司 Driving circuit, driving method, and display device

Similar Documents

Publication Publication Date Title
CN103576400A (en) Displayer and driving method thereof
TWI460517B (en) Display panel and pixel therein and driving method in display panel
CN102915716B (en) Pixel circuit, pixel structure, switchable two-dimensional/three-dimensional display device, and display driving method
CN101499249B (en) Liquid crystal display and driving method thereof
CN100582900C (en) Liquid crystal display device
CN104808406B (en) A kind of substrate and its liquid crystal display device
CN104751821B (en) Display panel and its driving method
CN103399435B (en) A kind of array base palte and display panels
KR101605603B1 (en) Display device and electronic apparatus
CN104409037B (en) Display panel and display device
CN106328039A (en) Display device
US11693284B2 (en) Display panel and method of repairing the same
CN103123430A (en) Array substrate of display panel and driving method thereof
US20150022510A1 (en) Array substrate and liquid crystal panel with the same
US20160293124A1 (en) Array substrate, pixel driving method and display device
CN108615504B (en) DEMUX display panel and OLED display
CN104820326A (en) Array substrate, display panel, display device and driving method
US20160125825A1 (en) Display panel, and pixel structure and driving method thereof
TW201337907A (en) Liquid crystal display device, driving method of liquid crystal display device and electronic apparatus
CN106547127A (en) Array base palte, display panels and display device
CN101083068A (en) Display device
CN104992681A (en) Display panel and pixel circuit for display panel
CN104078004A (en) Pixel circuit and display device
CN101900902A (en) Display panel
CN205282051U (en) Drive unit , drive circuit , display panel and display device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20140212

RJ01 Rejection of invention patent application after publication