CN103546226A - Processing method and device of VCG differential delay - Google Patents

Processing method and device of VCG differential delay Download PDF

Info

Publication number
CN103546226A
CN103546226A CN201210244554.7A CN201210244554A CN103546226A CN 103546226 A CN103546226 A CN 103546226A CN 201210244554 A CN201210244554 A CN 201210244554A CN 103546226 A CN103546226 A CN 103546226A
Authority
CN
China
Prior art keywords
delay
vcg
container frame
time delay
vcg member
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201210244554.7A
Other languages
Chinese (zh)
Other versions
CN103546226B (en
Inventor
莫裕超
张创贞
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ZTE Corp
Original Assignee
ZTE Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ZTE Corp filed Critical ZTE Corp
Priority to CN201210244554.7A priority Critical patent/CN103546226B/en
Priority to PCT/CN2013/077350 priority patent/WO2014012405A1/en
Publication of CN103546226A publication Critical patent/CN103546226A/en
Application granted granted Critical
Publication of CN103546226B publication Critical patent/CN103546226B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/14Channel dividing arrangements, i.e. in which a single bit stream is divided between several baseband channels and reassembled at the receiver
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/02Details
    • H04J3/06Synchronising arrangements
    • H04J3/0635Clock or time synchronisation in a network
    • H04J3/0638Clock or time synchronisation among nodes; Internode synchronisation
    • H04J3/0647Synchronisation among TDM nodes
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J2203/00Aspects of optical multiplex systems other than those covered by H04J14/05 and H04J14/07
    • H04J2203/0001Provisions for broadband connections in integrated services digital network using frames of the Optical Transport Network [OTN] or using synchronous transfer mode [STM], e.g. SONET, SDH
    • H04J2203/0089Multiplexing, e.g. coding, scrambling, SONET
    • H04J2203/0094Virtual Concatenation

Abstract

The invention discloses a processing method and device of VCG differential delay. The method includes: 1, setting differential transmission delay of transmission virtual container frequency of a transmission container frame of each VCG member on a corresponding timer of each VCG member; 2, caching the mapped container frame of each VCG container by a container frame buffer unit, and using a delay unit to inform a container frame transmission unit of delay states of the VCG members according to the differential transmission delays set on the timers of the VCG members, and performing the step 3; 3, using the container frame transmission unit to build and transmit an idle container frame for each VCG member which is in the delay state, and extracting corresponding container frames from the container frame buffer unit and transmitting the frames for each VCG member which is in the non-delay state, and performing the step 2. The method and device has the advantages that the different delay of virtual concatenation groups can be reduced or eliminated, decapsulation failure of a sink due to the fact that the differential delay exceeds the handling capacity range is avoided.

Description

The processing method of VCG differential delay and device
Technical field
The present invention relates to field of mobile communication, particularly relate to processing method and the device of a kind of virtual cascade group (Virtual Concatenation Group, referred to as VCG) differential delay.
Background technology
In the prior art, VCG is by a plurality of adjacent or non-adjacent less virtual container (Virtual Container, referred to as VC) be multiplexed with single larger virtual container and form, and these less virtual containers are separate in transport process, and at the destination node place of transmission, these less virtual containers are reassembled into an adjacent bandwidths.Contrast Adjacent Concatenation, be only required in the network element place support Virtual Concatenation function that passage starts and terminates, and the network element of going through for centre is not done requirement.
Just because of virtual container is separate in transport process, cause the time meeting of the different virtual containers arrival of VCG egress variant, between different virtual containers, in egress, produce differential delay.In order to access adjacent payload section, these delay inequalities must compensate and single VC member needs rearrangement.
Meanwhile, for take the virtual cascade group that VC-4/VC-3 is member composition, each VC-3/VC-4 has the path overhead (Path OverHead, referred to as POH) of oneself.Wherein, H4 in POH byte is as the specific sequence number of Virtual Concatenation and the multi-frame indication of hereinafter definition, the virtual cascade group forming for VC-12, the bit 2 of the POH byte K4 of low order channel VC-12 for transmitting needed information between transmitting terminal and the receiving terminal of execution VC-12 virtual concatenation signal restructuring.The maximum differential delay that VCG supports is in theory 512 milliseconds (MicroSecond, referred to as MS).Meanwhile, because practical differential time delay also depends on the disposal ability of egress, also there is a big difference for the differential delay that different egresses allow.
Therefore, be badly in need of at present a kind of technical scheme minimizing or eliminate virtual cascade group differential delay.
Summary of the invention
The invention provides a kind of processing method and device of VCG differential delay, to solve the large problem of differential delay of each member of virtual cascade group in prior art.
The processing method that the invention provides a kind of VCG differential delay, comprising: step 1 arranges the difference transmission delay that each VCG member sends container frame on the corresponding timer of each VCG member; Step 2, container frame by each VCG member of container frame buffer cell buffer memory after mapping, and according to the difference transmission delay arranging on the corresponding timer of each VCG member, by delay unit, notify each VCG member's of container frame delivery unit time delay state, perform step 3; Step 3, for the VCG member in time delay state, is constructed free container frame and is transmitted by container frame delivery unit, for the VCG member in non-time delay state, from container frame buffer cell, takes out cell therefor frame and transmits, and performs step 2.
Preferably, difference transmission delay arrives the poor of the minimum time delay of egress and maximum delay for each VCG member.
Preferably, the estimation differential delay value of difference transmission delay for obtaining by the estimation of networking situation.
Preferably, difference transmission delay is for to test by tester the accurate differential delay value obtaining.
Preferably, in step 2, according to the difference transmission delay arranging on the corresponding timer of each VCG member, by delay unit, notify each VCG member's of container frame delivery unit time delay state specifically to comprise: if determine that the time delay on the corresponding timer of certain VCG member is counted as 0, determine that this VCG member is in non-time delay state, by delay unit, notify this VCG member of container frame delivery unit for non-time delay state; If determine that the time delay on the corresponding timer of certain VCG member is counted as non-zero, determine that this VCG member is in time delay state, time delay counting on the corresponding timer of this VCG member is subtracted after corresponding delay counting, by delay unit, notify this VCG member of container frame delivery unit for time delay state.
The present invention also provides a kind of processing unit of VCG differential delay, comprising: the timer corresponding with each VCG member, sends the difference transmission delay of container frame for each VCG member is set; Container frame buffer cell, the container frame for each VCG member of buffer memory after mapping, calls delay unit; Delay unit, for according to the difference transmission delay arranging on the corresponding timer of each VCG member, by each VCG member's of notice container frame delivery unit time delay state, and calls container frame delivery unit; Container frame delivery unit, be used for for the VCG member in time delay state, by constructing free container frame and transmitting, for the VCG member in non-time delay state, from container frame buffer cell, take out cell therefor frame and transmit, and calling container frame buffer cell.
Preferably, the difference transmission delay of each timer setting arrives the poor of the minimum time delay of egress and maximum delay for each VCG member.
Preferably, the estimation differential delay value of the difference transmission delay of each timer setting for obtaining by the estimation of networking situation.
Preferably, the difference transmission delay of each timer setting is for to test by tester the accurate differential delay value obtaining.
Preferably, delay unit specifically for: if determine that the time delay on the corresponding timer of certain VCG member is counted as 0, determine that this VCG member is in non-time delay state, this VCG member of notice container frame delivery unit is non-time delay state; If determine that the time delay on the corresponding timer of certain VCG member is counted as non-zero, determine that this VCG member is in time delay state, time delay counting on the corresponding timer of this VCG member is subtracted after corresponding delay counting, and this VCG member of notice container frame delivery unit is time delay state.
Beneficial effect of the present invention is as follows:
By notify each VCG member's of container frame delivery unit time delay state according to the difference transmission delay arranging on the corresponding timer of each VCG member, for the VCG member in time delay state, container frame delivery unit structure free container frame also transmits, for the VCG member in non-time delay state, from container frame buffer cell, take out cell therefor frame and transmit, solved each member's of virtual cascade group the large problem of differential delay in prior art, can reduce or eliminate virtual cascade group differential delay, avoid egress because differential delay exceeds disposal ability scope, cause decapsulation failure.
Accompanying drawing explanation
Fig. 1 is the flow chart of processing method of the VCG differential delay of the embodiment of the present invention;
Fig. 2 is the structural representation for the treatment of system of the VCG differential delay of the embodiment of the present invention;
Fig. 3 is the data flow diagram of embodiment of the present invention transmitter side in the situation that not introducing forward delay interval;
Fig. 4 is the flow chart of detailed processing of processing method of the VCG differential delay of the embodiment of the present invention;
Fig. 5 is the data flow diagram in the forward delay interval situation of the embodiment of the present invention;
Fig. 6 is the structural representation of processing unit of the VCG differential delay of the embodiment of the present invention.
Embodiment
In order to solve the large problem of differential delay of each member of virtual cascade group in prior art, the invention provides a kind of processing method and device of VCG differential delay, by introduction passage, postpone conveyer, adjust each virtual container (Virtual Concatenation in VCG, referred to as VC) forward delay interval between member, reduces or eliminates virtual cascade group differential delay.By the technical scheme of the embodiment of the present invention, can also solve the restriction that the maximum differential delay of VCG is 512MS.Below in conjunction with accompanying drawing and embodiment, the present invention is further elaborated.Should be appreciated that specific embodiment described herein, only in order to explain the present invention, does not limit the present invention.
Embodiment of the method
According to embodiments of the invention, a kind of processing method of VCG differential delay is provided, Fig. 1 is the flow chart of processing method of the VCG differential delay of the embodiment of the present invention, as shown in Figure 1, according to the processing method of the VCG differential delay of the embodiment of the present invention, comprises following processing:
Step 101 arranges the difference transmission delay that each VCG member sends container frame on the corresponding timer of each VCG member; Wherein, difference transmission delay arrives the poor of the minimum time delay of egress and maximum delay for each VCG member.
Preferably, in embodiments of the present invention, the reason that time delay produces mainly contains circuit time delay and apparatus for network node time delay.Difference transmission delay can be the estimation differential delay value obtaining by the estimation of networking situation.Also can be to test by tester the accurate differential delay value obtaining.
Step 102, container frame by each VCG member of container frame buffer cell buffer memory after mapping, and according to the difference transmission delay arranging on the corresponding timer of each VCG member, by delay unit, notify each VCG member's of container frame delivery unit time delay state, execution step 103, wherein, delay unit is mainly used in carrying out time delay control;
Particularly, step 102 specifically comprises following processing:
If determine that the time delay on the corresponding timer of certain VCG member is counted as 0, determine that this VCG member is in non-time delay state, by delay unit, notify this VCG member of container frame delivery unit for non-time delay state; If determine that the time delay on the corresponding timer of certain VCG member is counted as non-zero, determine that this VCG member is in time delay state, time delay counting on the corresponding timer of this VCG member is subtracted after corresponding delay counting, by delay unit, notify this VCG member of container frame delivery unit for time delay state.
Step 103, for the VCG member in time delay state, by container frame delivery unit, construct free container frame and transmit, for the VCG member in non-time delay state, from container frame buffer cell, take out cell therefor frame and transmit, performing step 102.
Below in conjunction with accompanying drawing, the technical scheme of the embodiment of the present invention is elaborated.
Fig. 2 is the structural representation for the treatment of system of the VCG differential delay of the embodiment of the present invention, and as shown in Figure 2, the processing unit of VCG differential delay comprises: frame vessel buffers unit, delay unit and frame container delivery unit.Each VCG member's container frame is after encapsulation, mapping, enter the processing unit of VCG differential delay, container frame by each VCG member of frame vessel buffers unit caches, delay unit is according to the difference transmission delay arranging on the corresponding timer of each VCG member, each VCG member's of notice container frame delivery unit time delay state, frame container delivery unit reads container frame successively and transmits from frame vessel buffers unit, when VCG member needs time delay, corresponding VCG member's frame container delivery unit transmits free container frame, temporarily do not read container frame, wait time delay to read again later.
As shown in Figure 2, between VC mapping and interconnection, introduction passage time delay sends logic, can not increase because of time delay the complexity of other function logics, do not affect the path overhead of each passage and the corresponding relation of payload, so just without in order to keep the corresponding relation of path overhead and payload to introduce complex process simultaneously.
Fig. 3 is the data flow diagram of embodiment of the present invention transmitter side in the situation that not introducing forward delay interval, as shown in Figure 3, the virtual cascade group that VCG is VC-12-3v, VCG comprises three VC-12 members.In the situation that not introducing forward delay interval, the data flow diagram of transmitter side as shown in Figure 3.
Suppose that member VC-12#2 arrives egress the fastest, the time delay that it arrives egress is 100 milliseconds, and the time delay that member VC-12#3 arrives egress is 108 milliseconds, and the time delay that member VC-12#1 arrives egress is 116 milliseconds.The differential delay of VCG is 16 milliseconds.In order to eliminate the differential delay of VCG, allow the different members of VCG arrive egress simultaneously, tri-members' of VCG transmission delay is set respectively.Meanwhile, in order not introduce extra time delay, it is 0 millisecond that VC-12#1 forward delay interval is set, and the forward delay interval of member VC-12#2 is 16 milliseconds, and the forward delay interval of VC-12#3 is 8 milliseconds.VCG member channel is shared a container frame buffer, the container frame after buffer memory mapping.Each member's of VCG frame container delivery unit reads successively container frame and transmits from this buffer memory, and when member needs time delay, corresponding member channel transmitter transmits free container frame, does not temporarily read container frame, waits time delay to read later again.
Fig. 4 is the flow chart of detailed processing of processing method of the VCG differential delay of the embodiment of the present invention, as shown in Figure 4, comprises following processing:
Step 401, the time delay that the delayer of VC-12#1 is set is counted as 0, the time delay that the delayer of VC-12#2 is set is counted as 128(16 millisecond/125 microsecond), time delay counting 64(8 millisecond/125 microsecond of the delayer of VC-12#3).
Step 402, the container frame of each member channel after mapping preserved in container frame buffer.
Step 403, the delayer of member VC-12#1 is counted as 0, and the transmitter status of notifying its correspondence is non-time delay state.The counting of member VC-12#2 and VC-12#3 delayer is non-zero, and delayer subtracts 1 processing to counting separately, and the transmitter status of notifying their correspondences is time delay state.
Step 404, each transmitter obtains time delay state and judges.
Step 405, the transmitter status of member VC-12#1 is non-time delay state, transmitter transmits from container frame buffer the inside extracting container frame.
Step 406, the transmitter status of member VC-12#2 and member VC-12#3 is time delay state, transmitter transmits free container frame.
In embodiments of the present invention, each cycle is 125 microseconds, and repeating step 402 is to step 406.Served as after 8 milliseconds, member VC-12#3 delayer counting becomes 0, and notice transmitter state becomes non-time delay state, and now transmitter starts to read container frame from buffer memory and sends.After 8 milliseconds, the transmitter status that member VC-12#2 counter also becomes 0, VC-12#2 becomes non-time delay state equally, and now the transmitter of member VC-12#3 starts to read container frame from buffer memory and sends.The data flow diagram sending as shown in Figure 5.
In sum, by notify each VCG member's of container frame delivery unit time delay state according to the difference transmission delay arranging on the corresponding timer of each VCG member, for the VCG member in time delay state, container frame delivery unit structure free container frame also transmits, for the VCG member in non-time delay state, from container frame buffer cell, take out cell therefor frame and transmit, solved each member's of virtual cascade group the large problem of differential delay in prior art, can reduce or eliminate virtual cascade group differential delay, avoid egress because differential delay exceeds disposal ability scope, cause decapsulation failure.
Device embodiment
According to embodiments of the invention, a kind of processing unit of VCG differential delay is provided, Fig. 6 is the structural representation of processing unit of the VCG differential delay of the embodiment of the present invention, as shown in Figure 6, according to the processing unit of the VCG differential delay of the embodiment of the present invention, comprise: timer 60, container frame buffer cell 62, delay unit 64, container frame delivery unit 66, below be described in detail the modules of the embodiment of the present invention.
The timer 60 corresponding with each VCG member, sends the difference transmission delay of container frame for each VCG member is set; Wherein, difference transmission delay arrives the poor of the minimum time delay of egress and maximum delay for each VCG member.
Preferably, in embodiments of the present invention, the reason that time delay produces mainly contains circuit time delay and apparatus for network node time delay.Difference transmission delay can be the estimation differential delay value obtaining by the estimation of networking situation.Also can be to test by tester the accurate differential delay value obtaining.
Container frame buffer cell 62, the container frame for each VCG member of buffer memory after mapping, calls delay unit 64;
Described delay unit 64, is mainly used in carrying out time delay control: according to the difference transmission delay arranging on the corresponding timer 60 of each VCG member, by notice container frame delivery unit 66 each VCG members' time delay state, and call described container frame delivery unit 66;
Described delay unit 64 specifically for: if determine that the time delay on the corresponding timer 60 of certain VCG member is counted as 0, determine that this VCG member is in non-time delay state, notice container frame delivery unit 66 these VCG members are non-time delay state; If determine that the time delay on the corresponding timer 60 of certain VCG member is counted as non-zero, determine that this VCG member is in time delay state, time delay counting on the corresponding timer 60 of this VCG member is subtracted after corresponding delay counting, and notice container frame delivery unit 66 these VCG members are time delay state.
Described container frame delivery unit 66, be used for for the VCG member in time delay state, by constructing free container frame and transmitting, for the VCG member in non-time delay state, from described container frame buffer cell 62, take out cell therefor frame and transmit, and calling described container frame buffer cell 62.
Below in conjunction with accompanying drawing, the technical scheme of the embodiment of the present invention is elaborated.
Fig. 2 is the structural representation for the treatment of system of the VCG differential delay of the embodiment of the present invention, as shown in Figure 2, the processing unit of the VCG differential delay in the treatment system of VCG differential delay comprises: timer 60, frame vessel buffers unit 62, delay unit 64 and frame container delivery unit 66.Each VCG member's container frame is through encapsulation, after mapping, enter the processing unit of VCG differential delay, container frame by frame vessel buffers unit 62 each VCG members of buffer memory, delay unit 64 is according to the difference transmission delay arranging on the corresponding timer 60 of each VCG member, notice container frame delivery unit 66 each VCG members' time delay state, frame container delivery unit 66 reads container frame successively and transmits from frame vessel buffers unit 62, when VCG member needs time delay, corresponding VCG member's frame container delivery unit 66 transmits free container frame, temporarily do not read container frame, Deng time delay, read again later.
As shown in Figure 2, between VC mapping and interconnection, introduction passage time delay sends logic, can not increase because of time delay the complexity of other function logics, do not affect the path overhead of each passage and the corresponding relation of payload, so just without in order to keep the corresponding relation of path overhead and payload to introduce complex process simultaneously.
Fig. 3 is the data flow diagram of embodiment of the present invention transmitter side in the situation that not introducing forward delay interval, as shown in Figure 3, the virtual cascade group that VCG is VC-12-3v, VCG comprises three VC-12 members.In the situation that not introducing forward delay interval, the data flow diagram of transmitter side as shown in Figure 3.
Suppose that member VC-12#2 arrives egress the fastest, the time delay that it arrives egress is 100 milliseconds, and the time delay that member VC-12#3 arrives egress is 108 milliseconds, and the time delay that member VC-12#1 arrives egress is 116 milliseconds.The differential delay of VCG is 16 milliseconds.In order to eliminate the differential delay of VCG, allow the different members of VCG arrive egress simultaneously, tri-members' of VCG transmission delay is set respectively.Meanwhile, in order not introduce extra time delay, it is 0 millisecond that VC-12#1 forward delay interval is set, and the forward delay interval of member VC-12#2 is 16 milliseconds, and the forward delay interval of VC-12#3 is 8 milliseconds.VCG member channel is shared a container frame buffer, the container frame after buffer memory mapping.Each member's of VCG frame container delivery unit reads successively container frame and transmits from this buffer memory, and when member needs time delay, corresponding member channel transmitter transmits free container frame, does not temporarily read container frame, waits time delay to read later again.
Fig. 4 is the flow chart of detailed processing of processing method of the VCG differential delay of the embodiment of the present invention, as shown in Figure 4, comprises following processing:
Step 401, the time delay that the timer 60 of VC-12#1 is set is counted as 0, the time delay that the timer 60 of VC-12#2 is set is counted as 128(16 millisecond/125 microsecond), time delay counting 64(8 millisecond/125 microsecond of the timer 60 of VC-12#3).
Step 402, the container frame of each member channel after mapping preserved in frame vessel buffers unit 62.
Step 403, the timer 60 of member VC-12#1 is counted as 0, and it is non-time delay state that delay unit 64 is notified frame container delivery unit 66 states of its correspondence.The counting of member VC-12#2 and VC-12#3 timer 60 is non-zero, and timer 60 subtracts 1 processing to counting separately, and it is time delay state that delay unit 64 is notified frame container delivery unit 66 states of their correspondences.
Step 404, each frame container delivery unit 66 obtains time delay state and judges.
Step 405, frame container delivery unit 66 states of member VC-12#1 are non-time delay state, from frame vessel buffers unit, 62 the inside extracting container frames transmit transmitter.
Step 406, frame container delivery unit 66 states of member VC-12#2 and member VC-12#3 are time delay state, frame container delivery unit 66 transmits free container frame.
In embodiments of the present invention, each cycle is 125 microseconds, and repeating step 402 is to step 406.Served as after 8 milliseconds, member VC-12#3 delayer counting becomes 0, and notice transmitter state becomes non-time delay state, and now transmitter starts to read container frame from buffer memory and sends.After 8 milliseconds, the transmitter status that member VC-12#2 counter also becomes 0, VC-12#2 becomes non-time delay state equally, and now the transmitter of member VC-12#3 starts to read container frame from buffer memory and sends.The data flow diagram sending as shown in Figure 5.
In sum, by notify container frame delivery unit 66 each VCG members' time delay state according to the difference transmission delay arranging on the corresponding timer 60 of each VCG member, for the VCG member in time delay state, container frame delivery unit 66 structure free container frames also transmit, for the VCG member in non-time delay state, from container frame buffer cell 62, take out cell therefor frame and transmit, solved each member's of virtual cascade group the large problem of differential delay in prior art, can reduce or eliminate virtual cascade group differential delay, avoid egress because differential delay exceeds disposal ability scope, cause decapsulation failure.
Although be example object, the preferred embodiments of the present invention are disclosed, it is also possible those skilled in the art will recognize various improvement, increase and replacement, therefore, scope of the present invention should be not limited to above-described embodiment.
Should be noted that, in all parts of controller of the present invention, the function that will realize according to it and parts have wherein been carried out to logical partitioning, but, the present invention is not limited to this, can as required all parts be repartitioned or be combined, for example, can be single parts by some component combinations, or some parts further can be decomposed into more subassembly.
All parts embodiment of the present invention can realize with hardware, or realizes with the software module moved on one or more processor, or realizes with their combination.It will be understood by those of skill in the art that and can use in practice microprocessor or digital signal processor (DSP) to realize the some or all functions according to the some or all parts in the controller of the embodiment of the present invention.The present invention for example can also be embodied as, for carrying out part or all equipment or device program (, computer program and computer program) of method as described herein.Realizing program of the present invention and can be stored on computer-readable medium like this, or can there is the form of one or more signal.Such signal can be downloaded and obtain from internet website, or provides on carrier signal, or provides with any other form.
It should be noted above-described embodiment the present invention will be described rather than limit the invention, and those skilled in the art can design alternative embodiment in the situation that do not depart from the scope of claims.In the claims, any reference symbol between bracket should be configured to limitations on claims.Word " comprises " not to be got rid of existence and is not listed as element or step in the claims.Being positioned at word " " before element or " one " does not get rid of and has a plurality of such elements.The present invention can be by means of including the hardware of some different elements and realizing by means of the computer of suitably programming.In having enumerated the unit claim of some devices, several in these devices can be to carry out imbody by same hardware branch.The use of word first, second and C grade does not represent any order.Can be title by these word explanations.

Claims (10)

1. a processing method for virtual concatenation group VCG differential delay, is characterized in that, comprising:
Step 1 arranges the difference transmission delay that each VCG member sends container frame on the corresponding timer of each VCG member;
Step 2, container frame by each VCG member of container frame buffer cell buffer memory after mapping, and according to the difference transmission delay arranging on the corresponding timer of each VCG member, by delay unit, notify each VCG member's of container frame delivery unit time delay state, perform step 3;
Step 3, for the VCG member in time delay state, by described container frame delivery unit, construct free container frame and transmit, for the VCG member in non-time delay state, from described container frame buffer cell, take out cell therefor frame and transmit, performing step 2.
2. the method for claim 1, is characterized in that, described difference transmission delay arrives the poor of the minimum time delay of egress and maximum delay for each VCG member.
3. the method for claim 1, is characterized in that, the estimation differential delay value of described difference transmission delay for obtaining by the estimation of networking situation.
4. the method for claim 1, is characterized in that, described difference transmission delay is for to test by tester the accurate differential delay value obtaining.
5. the method for claim 1, is characterized in that, in described step 2, according to the difference transmission delay arranging on the corresponding timer of each VCG member, by delay unit, notifies each VCG member's of container frame delivery unit time delay state specifically to comprise:
If determine that the time delay on the corresponding timer of certain VCG member is counted as 0, determine that this VCG member is in non-time delay state, by described this VCG member of delay unit notice container frame delivery unit, be non-time delay state;
If determine that the time delay on the corresponding timer of certain VCG member is counted as non-zero, determine that this VCG member is in time delay state, time delay counting on the corresponding timer of this VCG member is subtracted after corresponding delay counting, is time delay state by described this VCG member of delay unit notice container frame delivery unit.
6. a processing unit for virtual concatenation group VCG differential delay, is characterized in that, comprising:
The timer corresponding with each VCG member, sends the difference transmission delay of container frame for each VCG member is set;
Container frame buffer cell, the container frame for each VCG member of buffer memory after mapping, calls delay unit;
Described delay unit, for according to the difference transmission delay arranging on the corresponding timer of each VCG member, by each VCG member's of notice container frame delivery unit time delay state, and calls described container frame delivery unit;
Described container frame delivery unit, be used for for the VCG member in time delay state, by constructing free container frame and transmitting, for the VCG member in non-time delay state, from described container frame buffer cell, take out cell therefor frame and transmit, and calling described container frame buffer cell.
7. device as claimed in claim 6, is characterized in that, the difference transmission delay of each timer setting arrives the poor of the minimum time delay of egress and maximum delay for each VCG member.
8. device as claimed in claim 6, is characterized in that, the estimation differential delay value of the difference transmission delay of each timer setting for obtaining by the estimation of networking situation.
9. device as claimed in claim 6, is characterized in that, the difference transmission delay of each timer setting is for to test by tester the accurate differential delay value obtaining.
10. device as claimed in claim 6, is characterized in that, described delay unit specifically for:
If determine that the time delay on the corresponding timer of certain VCG member is counted as 0, determine that this VCG member is in non-time delay state, this VCG member of notice container frame delivery unit is non-time delay state;
If determine that the time delay on the corresponding timer of certain VCG member is counted as non-zero, determine that this VCG member is in time delay state, time delay counting on the corresponding timer of this VCG member is subtracted after corresponding delay counting, and this VCG member of notice container frame delivery unit is time delay state.
CN201210244554.7A 2012-07-16 2012-07-16 The processing method and processing device of VCG differential delay Active CN103546226B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201210244554.7A CN103546226B (en) 2012-07-16 2012-07-16 The processing method and processing device of VCG differential delay
PCT/CN2013/077350 WO2014012405A1 (en) 2012-07-16 2013-06-17 Method and apparatus for processing vcg differential delay

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210244554.7A CN103546226B (en) 2012-07-16 2012-07-16 The processing method and processing device of VCG differential delay

Publications (2)

Publication Number Publication Date
CN103546226A true CN103546226A (en) 2014-01-29
CN103546226B CN103546226B (en) 2016-12-21

Family

ID=49948245

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210244554.7A Active CN103546226B (en) 2012-07-16 2012-07-16 The processing method and processing device of VCG differential delay

Country Status (2)

Country Link
CN (1) CN103546226B (en)
WO (1) WO2014012405A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106291324A (en) * 2016-08-18 2017-01-04 北京航空航天大学 On a kind of sheet being applicable to high speed integrated circuit, differential delay is measured system and reclaims integrated circuit recognition methods

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1619327A (en) * 2003-11-18 2005-05-25 华为技术有限公司 System of virtual cascade time delay alignment characteristic used for testing chip and its method
CN1866906A (en) * 2005-05-17 2006-11-22 中兴通讯股份有限公司 Priority processing method for medium access control layer of third generation mobile communication system
CN101136710A (en) * 2006-10-25 2008-03-05 中兴通讯股份有限公司 Data storage control method of virtual cascade recover
CN101242232A (en) * 2007-02-09 2008-08-13 华为技术有限公司 Method, device and system for transmitting Ethernet signals in optical transmission network

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100369429C (en) * 2004-06-25 2008-02-13 中兴通讯股份有限公司 Improvement of virtual cascade delay compensation
CN101202601B (en) * 2006-12-14 2011-04-06 中兴通讯股份有限公司 Method for recovering virtual cascades
CN101582814A (en) * 2009-06-12 2009-11-18 北京奥普维尔科技有限公司 EOS tester of integrated LCAS simulation and VCG time delay simulation

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1619327A (en) * 2003-11-18 2005-05-25 华为技术有限公司 System of virtual cascade time delay alignment characteristic used for testing chip and its method
CN1866906A (en) * 2005-05-17 2006-11-22 中兴通讯股份有限公司 Priority processing method for medium access control layer of third generation mobile communication system
CN101136710A (en) * 2006-10-25 2008-03-05 中兴通讯股份有限公司 Data storage control method of virtual cascade recover
CN101242232A (en) * 2007-02-09 2008-08-13 华为技术有限公司 Method, device and system for transmitting Ethernet signals in optical transmission network

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106291324A (en) * 2016-08-18 2017-01-04 北京航空航天大学 On a kind of sheet being applicable to high speed integrated circuit, differential delay is measured system and reclaims integrated circuit recognition methods
CN106291324B (en) * 2016-08-18 2018-10-02 北京航空航天大学 A kind of on piece differential delay measuring system and recycling integrated circuit recognition methods

Also Published As

Publication number Publication date
WO2014012405A1 (en) 2014-01-23
CN103546226B (en) 2016-12-21

Similar Documents

Publication Publication Date Title
EP3955479A1 (en) Method and device for transmitting data in optical transport network
US8305925B2 (en) Method, apparatus and system for transporting multi-lane ethernet signal
WO2019128934A1 (en) Service transmitting and receiving method and device in optical transport network
CN108463960B (en) A kind of business transmitting method and the first transmission equipment
JP5563724B2 (en) Network node of optical transport network
CN108419259B (en) Method and system for realizing flexible Ethernet protection switching based on reserved overhead field
EP3278518B1 (en) A network node
US8472484B2 (en) Signal processing circuit, interface unit, frame transmission apparatus, and segment data reading method
US8644333B2 (en) Method and apparatus for realizing cross-connect of optical channel data unit-K
US8040887B2 (en) Encapsulation of E1-type frames under ethernet
CN111245550B (en) SDH signal processing method, device and system
WO2020001127A1 (en) Service transmission method using flexible optical network, apparatus, device and storage medium
CN102480408B (en) Scheduling method and device for pseudo wire emulation system
EP1783938A2 (en) Method and system for transferring time division multiplexing service data
CN101170484B (en) A switching chip and switching device based on non compression transmission protocol
WO2016058316A1 (en) Method and apparatus for sending and receiving signals through optical channel transmission unit
CN107959537B (en) State synchronization method and device
CN102437944B (en) System, device and method for intercommunication between LANs (local area networks)
CN103546226A (en) Processing method and device of VCG differential delay
WO2021208718A1 (en) Bandwidth adjustment method and related device
CN116489537A (en) Method, device and system for processing service in optical transport network
EP4135224A1 (en) Data transmission method and device
US7525977B1 (en) Control mechanism for mapping cells and packets
CN108667542B (en) Method and device for realizing uplink time division multiplexing
WO2019201026A1 (en) Data transmission method, apparatus and system, storage medium, and electronic apparatus

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant