CN103514139B - 堆叠式多处理器结构和用于实现可靠的处理器操作的方法 - Google Patents
堆叠式多处理器结构和用于实现可靠的处理器操作的方法 Download PDFInfo
- Publication number
- CN103514139B CN103514139B CN201310261509.7A CN201310261509A CN103514139B CN 103514139 B CN103514139 B CN 103514139B CN 201310261509 A CN201310261509 A CN 201310261509A CN 103514139 B CN103514139 B CN 103514139B
- Authority
- CN
- China
- Prior art keywords
- processor
- group
- status register
- state
- chips
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
- G06F15/7828—Architectures of general purpose stored program computers comprising a single central processing unit without memory
- G06F15/7832—Architectures of general purpose stored program computers comprising a single central processing unit without memory on one IC chip (single chip microprocessors)
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/329—Power saving characterised by the action undertaken by task scheduling
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computing Systems (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Microcomputers (AREA)
Abstract
Description
Claims (17)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/535,676 US8799710B2 (en) | 2012-06-28 | 2012-06-28 | 3-D stacked multiprocessor structures and methods to enable reliable operation of processors at speeds above specified limits |
US13/535,676 | 2012-06-28 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN103514139A CN103514139A (zh) | 2014-01-15 |
CN103514139B true CN103514139B (zh) | 2016-08-10 |
Family
ID=49779472
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201310261509.7A Expired - Fee Related CN103514139B (zh) | 2012-06-28 | 2013-06-27 | 堆叠式多处理器结构和用于实现可靠的处理器操作的方法 |
Country Status (2)
Country | Link |
---|---|
US (2) | US8799710B2 (zh) |
CN (1) | CN103514139B (zh) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9588937B2 (en) | 2013-02-28 | 2017-03-07 | International Business Machines Corporation | Array of processor core circuits with reversible tiers |
US9368489B1 (en) | 2013-02-28 | 2016-06-14 | International Business Machines Corporation | Interconnect circuits at three-dimensional (3-D) bonding interfaces of a processor array |
US9898303B2 (en) | 2013-08-28 | 2018-02-20 | Via Technologies, Inc. | Multi-core hardware semaphore in non-architectural address space |
US9792112B2 (en) | 2013-08-28 | 2017-10-17 | Via Technologies, Inc. | Propagation of microcode patches to multiple cores in multicore microprocessor |
US9465432B2 (en) | 2013-08-28 | 2016-10-11 | Via Technologies, Inc. | Multi-core synchronization mechanism |
US8929169B1 (en) | 2014-05-13 | 2015-01-06 | Sandisk Technologies Inc. | Power management for nonvolatile memory array |
KR102296323B1 (ko) * | 2015-01-14 | 2021-09-01 | 삼성전자주식회사 | 전자 장치 및 전자 장치에서의 정보 처리 방법 |
JP6551024B2 (ja) * | 2015-08-04 | 2019-07-31 | 富士通株式会社 | 情報処理システム、情報処理方法、情報処理プログラムおよび情報処理装置 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101118460A (zh) * | 2006-05-10 | 2008-02-06 | 马维尔国际贸易有限公司 | 具有高功率和低功率处理器以及线程转移的系统 |
CN101145147A (zh) * | 2007-10-10 | 2008-03-19 | 山东大学 | 三维多处理器系统芯片 |
CN101689106A (zh) * | 2007-06-12 | 2010-03-31 | 松下电器产业株式会社 | 多处理器控制装置、多处理器控制方法以及多处理器控制电路 |
Family Cites Families (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0441087B1 (en) * | 1990-02-08 | 1995-08-16 | International Business Machines Corporation | Checkpointing mechanism for fault-tolerant systems |
US5420754A (en) | 1990-09-28 | 1995-05-30 | At&T Corp. | Stacked board assembly for computing machines, including routing boards |
US5203003A (en) * | 1991-03-28 | 1993-04-13 | Echelon Corporation | Computer architecture for conserving power by using shared resources and method for suspending processor execution in pipeline |
US5913256A (en) | 1993-07-06 | 1999-06-15 | Lockheed Martin Energy Systems, Inc. | Non-lead environmentally safe projectiles and explosive container |
US5701233A (en) | 1995-01-23 | 1997-12-23 | Irvine Sensors Corporation | Stackable modules and multimodular assemblies |
US5568574A (en) | 1995-06-12 | 1996-10-22 | University Of Southern California | Modulator-based photonic chip-to-chip interconnections for dense three-dimensional multichip module integration |
US6948092B2 (en) * | 1998-12-10 | 2005-09-20 | Hewlett-Packard Development Company, L.P. | System recovery from errors for processor and associated components |
US6525726B1 (en) | 1999-11-02 | 2003-02-25 | Intel Corporation | Method and apparatus for adaptive hierarchical visibility in a tiled three-dimensional graphics architecture |
US6433413B1 (en) | 2001-08-17 | 2002-08-13 | Micron Technology, Inc. | Three-dimensional multichip module |
KR100621992B1 (ko) | 2003-11-19 | 2006-09-13 | 삼성전자주식회사 | 이종 소자들의 웨이퍼 레벨 적층 구조와 방법 및 이를이용한 시스템-인-패키지 |
US7068515B2 (en) | 2004-11-24 | 2006-06-27 | Hewlett-Packard Development Company, L.P. | Multi-chip module with stacked redundant power |
US20060212677A1 (en) * | 2005-03-15 | 2006-09-21 | Intel Corporation | Multicore processor having active and inactive execution cores |
US7933966B2 (en) * | 2005-04-26 | 2011-04-26 | Hewlett-Packard Development Company, L.P. | Method and system of copying a memory area between processor elements for lock-step execution |
TWI267967B (en) | 2005-07-14 | 2006-12-01 | Chipmos Technologies Inc | Chip package without a core and stacked chip package structure using the same |
US7554203B2 (en) | 2006-06-30 | 2009-06-30 | Intel Corporation | Electronic assembly with stacked IC's using two or more different connection technologies and methods of manufacture |
US20080263324A1 (en) * | 2006-08-10 | 2008-10-23 | Sehat Sutardja | Dynamic core switching |
KR100843214B1 (ko) | 2006-12-05 | 2008-07-02 | 삼성전자주식회사 | 메모리 칩과 프로세서 칩이 관통전극을 통해 연결된 플래너멀티 반도체 칩 패키지 및 그 제조방법 |
US8412981B2 (en) * | 2006-12-29 | 2013-04-02 | Intel Corporation | Core sparing on multi-core platforms |
US7615857B1 (en) | 2007-02-14 | 2009-11-10 | Hewlett-Packard Development Company, L.P. | Modular three-dimensional chip multiprocessor |
KR101557273B1 (ko) * | 2009-03-17 | 2015-10-05 | 삼성전자주식회사 | 반도체 패키지 |
US8296768B2 (en) * | 2007-06-30 | 2012-10-23 | Intel Corporation | Method and apparatus to enable runtime processor migration with operating system assistance |
US8296773B2 (en) * | 2008-06-30 | 2012-10-23 | International Business Machines Corporation | Systems and methods for thread assignment and core turn-off for integrated circuit energy efficiency and high-performance |
JP2010108204A (ja) | 2008-10-30 | 2010-05-13 | Hitachi Ltd | マルチチッププロセッサ |
US8171328B2 (en) * | 2008-12-31 | 2012-05-01 | Intel Corporation | State history storage for synchronizing redundant processors |
US8417656B2 (en) * | 2009-06-16 | 2013-04-09 | Oracle International Corporation | Techniques for building an aggregate model for performing diagnostics |
US8417917B2 (en) * | 2009-09-30 | 2013-04-09 | International Business Machines Corporation | Processor core stacking for efficient collaboration |
US8635492B2 (en) * | 2011-02-15 | 2014-01-21 | International Business Machines Corporation | State recovery and lockstep execution restart in a system with multiprocessor pairing |
US8910177B2 (en) * | 2011-04-14 | 2014-12-09 | Advanced Micro Devices, Inc. | Dynamic mapping of logical cores |
-
2012
- 2012-06-28 US US13/535,676 patent/US8799710B2/en active Active
- 2012-09-04 US US13/602,777 patent/US8826073B2/en active Active
-
2013
- 2013-06-27 CN CN201310261509.7A patent/CN103514139B/zh not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101118460A (zh) * | 2006-05-10 | 2008-02-06 | 马维尔国际贸易有限公司 | 具有高功率和低功率处理器以及线程转移的系统 |
CN101689106A (zh) * | 2007-06-12 | 2010-03-31 | 松下电器产业株式会社 | 多处理器控制装置、多处理器控制方法以及多处理器控制电路 |
CN101145147A (zh) * | 2007-10-10 | 2008-03-19 | 山东大学 | 三维多处理器系统芯片 |
Also Published As
Publication number | Publication date |
---|---|
CN103514139A (zh) | 2014-01-15 |
US8799710B2 (en) | 2014-08-05 |
US20140006750A1 (en) | 2014-01-02 |
US20140006852A1 (en) | 2014-01-02 |
US8826073B2 (en) | 2014-09-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103514139B (zh) | 堆叠式多处理器结构和用于实现可靠的处理器操作的方法 | |
CN105579979B (zh) | 具有可依据多于一组的规则和/或配置分割、联合并管理的多个缓存的三维处理系统 | |
US11068293B2 (en) | Parallel hardware hypervisor for virtualizing application-specific supercomputers | |
CN105359119B (zh) | 具有使得能够实现多维中的不同访问模式的配线结构的存储器架构 | |
US7761687B2 (en) | Ultrascalable petaflop parallel supercomputer | |
US11656662B2 (en) | Layered super-reticle computing : architectures and methods | |
CN103378076B (zh) | 半导体器件、半导体封装以及操作计算机的方法 | |
Huang et al. | Active-routing: Compute on the way for near-data processing | |
Rotenberg et al. | Rationale for a 3D heterogeneous multi-core processor | |
US10339059B1 (en) | Global socket to socket cache coherence architecture | |
CN103377171B (zh) | 处理器系统、半导体封装以及用于操作计算机处理器的方法 | |
CN103377169B (zh) | 处理器系统以及用于操作计算机处理器的方法 | |
Orenes-Vera et al. | Massive data-centric parallelism in the chiplet era | |
CN104050141B (zh) | 具有局部电力和冷却层以及全局互连的计算机处理器系统 | |
Chechina et al. | The design of scalable distributed erlang | |
Huang et al. | Computing en-route for near-data processing | |
Puli | Active routing: Compute on the way for near-data processing | |
Ziabari | Improving the global memory efficiency in GPU-based systems | |
Jerger | Chip multiprocessor coherence and interconnect system design | |
Fulton | Active-Routing: Parallelization and Scheduling of 3D-Memory Vault Computations | |
Smith et al. | Realizing the AMD Exascale Heterogeneous Processor Vision: Industry Product | |
Sharma | Dynamic Thermal Management Of Vertically Stacked Heterogeneous Processors | |
Wills et al. | Pica: A MIMD Architecture for Multi-Node Chip Implementation |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right |
Effective date of registration: 20171101 Address after: Grand Cayman, Cayman Islands Patentee after: GLOBALFOUNDRIES INC. Address before: American New York Patentee before: Core USA second LLC Effective date of registration: 20171101 Address after: American New York Patentee after: Core USA second LLC Address before: American New York Patentee before: International Business Machines Corp. |
|
TR01 | Transfer of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20160810 Termination date: 20190627 |
|
CF01 | Termination of patent right due to non-payment of annual fee |