CN103217917A - VGA (Video Graphics Array) expansion interface circuit suitable for singlechip system - Google Patents
VGA (Video Graphics Array) expansion interface circuit suitable for singlechip system Download PDFInfo
- Publication number
- CN103217917A CN103217917A CN201310101324XA CN201310101324A CN103217917A CN 103217917 A CN103217917 A CN 103217917A CN 201310101324X A CN201310101324X A CN 201310101324XA CN 201310101324 A CN201310101324 A CN 201310101324A CN 103217917 A CN103217917 A CN 103217917A
- Authority
- CN
- China
- Prior art keywords
- circuit
- vga
- scm
- chip microcomputer
- single chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000013461 design Methods 0.000 claims description 18
- 238000006243 chemical reaction Methods 0.000 claims description 3
- 230000008901 benefit Effects 0.000 abstract description 2
- 230000003993 interaction Effects 0.000 abstract 1
- 239000004973 liquid crystal related substance Substances 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 4
- 230000006870 function Effects 0.000 description 4
- 238000011161 development Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 101000695861 Arabidopsis thaliana Brefeldin A-inhibited guanine nucleotide-exchange protein 5 Proteins 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000005096 rolling process Methods 0.000 description 1
Images
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The invention discloses a VGA (Video Graphics Array) expansion interface circuit suitable for a singlechip system, which is an external expansion interface circuit on the basis of an 8080 bus and an IIC (Inter-Integrated Circuit) bus of the singlechip system. The VGA expansion interface circuit mainly comprises an LCD (Liquid Crystal Display) control circuit, a video decoding circuit and a VGA interface and provides capacity of outputting a VGA signal for the singlechip system. The VGA expansion interface circuit suitable for the singlechip system, which is disclosed by the invention, has the advantages of simplicity, practicality, low cost, stability, reliability and the like and can be widely applied to the fields of instruments and industrial control and the field of image interaction of the singlechip system.
Description
Technical field
The present invention relates to a kind of VGA(Video Graphics Array that is applicable to Single Chip Microcomputer (SCM) system, Video Graphics Array) expansion interface circuit, be specifically related to be applied to the design of the VGA output signal circuit of instrument, industrial control field Single Chip Microcomputer (SCM) system, belong to high definition display technique field.
Background technology
Characteristics such as single-chip microcomputer has ratio of performance to price height, flexible function, is easy to man-machine conversation, good data processing power, but owing to do not have built-in lcd controller, most of singlechip chips to do the problem that all exists when VGA shows on speed and the resource.And image is subjected to more concern in instrument, these single-chip microcomputer tradition applications of Industry Control in recent years gradually as a kind of mutual effectively intuitively media.VGA is as the exemplary interface of display, in above-mentioned field also by more general utilization.Contradiction is the VGA expansion interface circuit design of the single-chip microcomputer of scarcity relatively with it.
Therefore how on existing instrument, industry control Single Chip Microcomputer (SCM) system, designing the VGA expansion interface circuit reliable, that cost is low, generalization is strong is the important subject in present above-mentioned field.
Summary of the invention
Goal of the invention: in order to overcome the deficiencies in the prior art, the invention provides a kind of VGA expansion interface circuit that is applicable to Single Chip Microcomputer (SCM) system, can on the instrument that do not change the status quo, industry control Single Chip Microcomputer (SCM) system original structure, make it have the ability of outputting VGA signal; The RGB digital signal that it utilizes the LCD control chip to produce is converted into the RGB simulating signal by video decoding chip with the RGB digital signal again, and field, line synchronizing signal that RGB simulating signal and LCD control chip produce have constituted the VGA interface signal together; This circuit has reliably, characteristics low-cost, that easily promote, the instrument of the VGA fan-out capability that can be widely used in not possessing, the Single Chip Microcomputer (SCM) system of industrial control field.
Technical scheme: for achieving the above object, the technical solution used in the present invention is:
A kind of VGA expansion interface circuit that is applicable to Single Chip Microcomputer (SCM) system comprises LCD control circuit, video decode circuit and VGA interface; The image digital signal input port of described LCD control circuit joins by the image digital signal output port of 8080 buses and Single Chip Microcomputer (SCM) system, and the image information of Single Chip Microcomputer (SCM) system output is carried out buffer memory; Simultaneously, the digital port of the field of LCD control circuit, line synchronizing signal output port and VGA interface joins; The digital signal input end mouth of described video decode circuit and the digital rgb signal output port of LCD control circuit joins, the signal input end mouth joins by the image control signal output ends mouth of iic bus and Single Chip Microcomputer (SCM) system is the analog rgb signal in conjunction with the image control signal of Single Chip Microcomputer (SCM) system output with the digital rgb conversion of signals; The analog rgb signal output port of video decode circuit and the analog port of VGA interface join simultaneously.
Preferably, field of the field of described LCD control circuit, line synchronizing signal output port output, line synchronizing signal offer the digital port of VGA interface after reverse through twice of phase inverter.
Concrete, described LCD control circuit is the lcd controller based on the RA8875 chip design.
Concrete, described video decode circuit is the Video Decoder based on the CH7004 chip design.
Concrete, described VGA interface is the VGA interface socket based on the DB15 design.
Preferably, also comprise the character library circuit, described character library circuit joins by spi bus and LCD control circuit.
Concrete, described character library circuit is the character library circuit based on the GT23L32S4W chip design.
The VGA expansion interface circuit that this case provides can be used as the expansion of the Single Chip Microcomputer (SCM) system of instrument, industrial control field, makes the Single Chip Microcomputer (SCM) system can outputting VGA signal.
Beneficial effect: the VGA expansion interface circuit that is applicable to Single Chip Microcomputer (SCM) system provided by the invention, scheme with respect to existing employing programmable logic device (PLD)+storage chip+high-speed DAC, has following advantage: the 1) programmable logic device (PLD) high with respect to price, the LCD that the present invention adopts controls and video is encoded, and integrated chip market is in liberal supply, cheap, can effectively reduce cost; 2) the present invention adopts special-purpose LCD control chip to produce the RGB digital signal, writes the programmable logic device (PLD) scheme of software with dependence and compares, and has more high reliability and stability; 3) the present invention mainly relies on hardware circuit to realize function, compare with the programmable logic device (PLD) scheme, utilize the built-in multiple optimizational function of LCD control chip, when finishing the work, both do not increased the burden of original Single Chip Microcomputer (SCM) system yet, can effectively reduce user's software programming amount again, reduce the difficulty of secondary development; As lcd controller chip built-in geometric figure accelerating engine, allow the user only see through simple just can easily draw straight line, rectangle, circle and the oval geometric figure set; Picture rolling is provided, shows the utility function that floating frame and literal amplify; By external word-base chip, support the character library of UNICODE, BIG5, GB series, exempted writing of user's corresponding software; 4) the present invention is based on 8080 interfaces and the IIC interface that most of single-chip microcomputer all possesses, can better be applicable to the low profile edge development environment of instrument, industrial control field, suitable for large-scale promotion.
Description of drawings
Fig. 1 is a theory diagram of the present invention;
Fig. 2 is the trunk portion circuit connection diagram of embodiment;
Fig. 3 is the power unit circuit connection diagram of embodiment, and wherein 3 (a) are the 5V power output circuit, and 3 (b) are the 3.3V power output circuit, and 3 (c) are the 1.8V power output circuit.
Embodiment
Below in conjunction with accompanying drawing the present invention is done further explanation.
As shown in Figure 1, for a kind of VGA expansion interface circuit that is applicable to Single Chip Microcomputer (SCM) system, comprise LCD control circuit, video decode circuit, character library circuit and VGA interface; The image digital signal input port of described LCD control circuit joins by the image digital signal output port of 8080 buses and Single Chip Microcomputer (SCM) system, and the image information of Single Chip Microcomputer (SCM) system output is carried out buffer memory; Simultaneously, the digital port of the field of LCD control circuit, line synchronizing signal output port and VGA interface joins; The digital signal input end mouth of described video decode circuit and the digital rgb signal output port of LCD control circuit joins, the signal input end mouth joins by the image control signal output ends mouth of iic bus and Single Chip Microcomputer (SCM) system is the analog rgb signal in conjunction with the image control signal of Single Chip Microcomputer (SCM) system output with the digital rgb conversion of signals; The analog rgb signal output port of video decode circuit and the analog port of VGA interface join simultaneously; Described character library circuit joins by spi bus and LCD control circuit.
Concrete, field of described LCD control circuit, field of line synchronizing signal output port output, line synchronizing signal are passed through the digital port that twice of phase inverter offers the VGA interface after reverse; Concrete, described LCD control circuit is the lcd controller based on the RA8875 chip design, described video decode circuit is the Video Decoder based on the CH7004 chip design, described VGA interface is that described character library circuit is the character library circuit based on the GT23L32S4W chip design based on the VGA interface socket of DB15 design.
A specific embodiment with regard to this case provides the circuit connection description, circuit connection diagram such as Fig. 2, shown in Figure 3 below.
The interface of Single Chip Microcomputer (SCM) system mainly is made up of 8080 interfaces and IIC interface; Wherein 8080 interfaces are by 16 position datawire DATA[0:15], chip selection signal line CS, read enable signal line RD, write enable signal line WR, data command control signal wire RS, waiting signal line WAIT, look-at-me line INT and reseting signal line RST form; The IIC interface is made up of data signal line SD and clock cable SC.
The LCD control circuit is the lcd controller based on the RA8875 chip design, and it is connected with Single Chip Microcomputer (SCM) system by 8080 buses, and concrete connected mode is as follows: DATA[0:15] continuous in proper order with 82～84,88～No. 100 pin of RA8875 respectively; CS links to each other with No. 79 pin of RA8875; RD links to each other with No. 77 pin of RA8875; WR links to each other with No. 78 pin of RA8875; RS links to each other with No. 80 pin of RA8875; WAIT links to each other with No. 7 pin of RA8875; INT links to each other with No. 8 pin of RA8875; RST links to each other with No. 9 pin of RA8875.
The video decode circuit is the Video Decoder based on the CH7004 chip design, and it is connected with Single Chip Microcomputer (SCM) system by iic bus, and concrete connected mode is as follows: SD links to each other with No. 26 pin of CH7004; SC links to each other with No. 27 pin of CH7004.
As shown in Figure 2, RA8875 is connected by the RGB digital signal bus with CH7004, the rgb signal bus is by 5 danger signal components R [0:4], 6 green component G[0:5], 5 blue signal component B[0:4], pixel clock signal PCLK, field sync signal VSYNC, line synchronizing signal HSYNC form, concrete connected mode is as follows: R[0:4] 64～No. 69 pins of the R8875 that has been linked in sequence and 11～No. 15 pins of CH7004; G[0:5] 56～59,63～No. 64 pins of the R8875 that has been linked in sequence and 3～No. 4,6～No. 7,9～No. 10 pins of CH7004; B[0:4] 51～No. 55 pins of the R8875 that has been linked in sequence and 1～2,42～No. 44 pin of CH7004; PCLK has connected No. 49 pins of RA8875 and No. 39 pins of CH7004; VSYNC has connected No. 48 pins of RA8875 and No. 40 pins of CH7004; HSYNC has connected No. 47 pins of RA8875 and No. 41 pins of CH7004.
The character library circuit is the character library circuit based on the GT23L32S4W chip design, it is connected with RA8875 by spi bus, spi bus is made up of chip selection signal line SFCS0, clock cable SFCL, data input signal line SFDI, data output signal line SFDO, and concrete connected mode is as follows: SFCS0 has connected No. 21 pins of RA8875 and No. 19 pins of GT23L32S4W; SFCL has connected No. 18 pins of RA8875 and No. 13 pins of GT23L32S4W; SFDI has connected No. 19 pins of RA8875 and No. 20 pins of GT23L32S4W; SFDO has connected No. 20 pins of RA8875 and No. 1 pin of GT23L32S4W.
The VGA interface is that DB15 links to each other with CH7004 with RA8875 respectively based on the VGA interface socket of DB15 design; Wherein RA8875 output is field, line synchronizing signal, links to each other with DB15 through after 2 grades of inverter drive respectively, and phase inverter adopts 7404 chips; From the field sync signal VSYNC of No. 48 pin of RA8875 through linking to each other with No. 14 pins of DB15 after 7,404 twice reverse drive; Wherein from the line synchronizing signal HSYNC of No. 47 pins of RA8875 through linking to each other with No. 13 pins of DB15 after 7,404 twice reverse drive.What CH7004 exported is the RGB simulating signal, by being connected to DB15 after the pull down resistor matched impedance.Link to each other with No. 3 pins of DB15 after wherein connecting 75 Ω pull down resistors from the blue analog signals amount B of No. 20 pins of CH7004; Link to each other with No. 2 pins of DB15 after connecting 75 Ω pull down resistors from the blue analog signals amount G of No. 21 pins of CH7004; Link to each other with No. 1 pin of DB15 after connecting 75 Ω pull down resistors from the blue analog signals amount R of No. 22 pins of CH7004.
Concrete RA8875, CH7004, GT23L32S4W and 7404 related peripheral circuit are referring to technical manual separately.
As shown in Figure 3, the power circuit of this case has mainly adopted 5V power supply pio chip that 5V is provided level; 3.3V power supply pio chip output 3.3V level; 1.8V power supply pio chip output 1.8V level.Wherein 5V power supply pio chip adopts the TPS5430 chip; 3.3V the power supply pio chip adopts the ASM1117-3.3 chip; 1.8V the power supply pio chip adopts the ASM1117-1.8 chip.Above chip related peripheral circuit connecting reference is technical manual separately.
The above only is a preferred implementation of the present invention; be noted that for those skilled in the art; under the prerequisite that does not break away from the principle of the invention, can also make some improvements and modifications, these improvements and modifications also should be considered as protection scope of the present invention.
Claims (7)
1. VGA expansion interface circuit that is applicable to Single Chip Microcomputer (SCM) system is characterized in that: comprise LCD control circuit, video decode circuit and VGA interface,
The image digital signal input port of described LCD control circuit joins by the image digital signal output port of 8080 buses and Single Chip Microcomputer (SCM) system, and the image information of Single Chip Microcomputer (SCM) system output is carried out buffer memory; Simultaneously, the digital port of the field of LCD control circuit, line synchronizing signal output port and VGA interface joins;
The digital signal input end mouth of described video decode circuit and the digital rgb signal output port of LCD control circuit joins, the signal input end mouth joins by the image control signal output ends mouth of iic bus and Single Chip Microcomputer (SCM) system is the analog rgb signal in conjunction with the image control signal of Single Chip Microcomputer (SCM) system output with the digital rgb conversion of signals; The analog rgb signal output port of video decode circuit and the analog port of VGA interface join simultaneously.
2. the VGA expansion interface circuit that is applicable to Single Chip Microcomputer (SCM) system according to claim 1 is characterized in that: field of the field of described LCD control circuit, line synchronizing signal output port output, line synchronizing signal offer the digital port of VGA interface after reverse through twice of phase inverter.
3. the VGA expansion interface circuit that is applicable to Single Chip Microcomputer (SCM) system according to claim 1 is characterized in that: described LCD control circuit is the lcd controller based on the RA8875 chip design.
4. the VGA expansion interface circuit that is applicable to Single Chip Microcomputer (SCM) system according to claim 1 is characterized in that: described video decode circuit is the Video Decoder based on the CH7004 chip design.
5. the VGA expansion interface circuit that is applicable to Single Chip Microcomputer (SCM) system according to claim 1 is characterized in that: described VGA interface is the VGA interface socket based on the DB15 design.
6. the VGA expansion interface circuit that is applicable to Single Chip Microcomputer (SCM) system according to claim 1 is characterized in that: also comprise the character library circuit, described character library circuit joins by spi bus and LCD control circuit.
7. the VGA expansion interface circuit that is applicable to Single Chip Microcomputer (SCM) system according to claim 6 is characterized in that: described character library circuit is the character library circuit based on the GT23L32S4W chip design.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310101324.XA CN103217917B (en) | 2013-03-26 | 2013-03-26 | A kind of VGA expansion interface circuit being applicable to Single Chip Microcomputer (SCM) system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310101324.XA CN103217917B (en) | 2013-03-26 | 2013-03-26 | A kind of VGA expansion interface circuit being applicable to Single Chip Microcomputer (SCM) system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103217917A true CN103217917A (en) | 2013-07-24 |
| CN103217917B CN103217917B (en) | 2015-09-30 |
Family
ID=48815822
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310101324.XA Expired - Fee Related CN103217917B (en) | 2013-03-26 | 2013-03-26 | A kind of VGA expansion interface circuit being applicable to Single Chip Microcomputer (SCM) system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103217917B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103577143A (en) * | 2013-11-19 | 2014-02-12 | 四川虹视显示技术有限公司 | Spliced display screen system based on 8080 buses and control method thereof |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN2566560Y (en) * | 2002-09-11 | 2003-08-13 | 西安交大数码技术有限责任公司 | Game video processing box |
| US20060206618A1 (en) * | 2005-03-11 | 2006-09-14 | Zimmer Vincent J | Method and apparatus for providing remote audio |
| CN2886927Y (en) * | 2006-04-14 | 2007-04-04 | 清华大学 | Network multimedia central controller |
-
2013
- 2013-03-26 CN CN201310101324.XA patent/CN103217917B/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN2566560Y (en) * | 2002-09-11 | 2003-08-13 | 西安交大数码技术有限责任公司 | Game video processing box |
| US20060206618A1 (en) * | 2005-03-11 | 2006-09-14 | Zimmer Vincent J | Method and apparatus for providing remote audio |
| CN2886927Y (en) * | 2006-04-14 | 2007-04-04 | 清华大学 | Network multimedia central controller |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103577143A (en) * | 2013-11-19 | 2014-02-12 | 四川虹视显示技术有限公司 | Spliced display screen system based on 8080 buses and control method thereof |
| CN103577143B (en) * | 2013-11-19 | 2016-08-17 | 四川虹视显示技术有限公司 | Mosaic screen systems based on 8080 buses and control method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103217917B (en) | 2015-09-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101493848A (en) | FPGA plate for multimedia information process and integrated circuit verification thereof | |
| CN203288224U (en) | Liquid crystal screen display system having multiple communication interfaces | |
| CN108446139A (en) | A kind of awakening method and device of fpga chip | |
| CN102946527A (en) | Multiple input video processing card | |
| CN105118441A (en) | LED display screen control card for asynchronous control system | |
| CN204539339U (en) | Based on video acquisition and the detection system of SOPC | |
| CN203708370U (en) | Multipath digital image processing system | |
| CN103217917B (en) | A kind of VGA expansion interface circuit being applicable to Single Chip Microcomputer (SCM) system | |
| CN207683430U (en) | Full visual field camera host controller | |
| CN203773915U (en) | Silicon-based liquid crystal display screen driving chip | |
| CN203104645U (en) | Converter for converting VGA (Video Graphics Array) signal into HDMI (High Definition Multimedia Interface) signal | |
| CN105549930A (en) | LED display screen control system and USB Type-C adapter | |
| CN213637977U (en) | HDMI signal distribution system with remote transmission function | |
| CN205081875U (en) | HDMI signal changes VGA signal converter | |
| CN203522918U (en) | HDMI-to-PCIE acquisition card | |
| CN201243360Y (en) | Display device for implementing display of splicing high definition tracing plan based on U disk or/and flash memory | |
| CN106953616A (en) | A kind of digital signal generator | |
| CN107273323A (en) | A kind of device of USB Type C switchings multimedia interface | |
| CN202583953U (en) | Industrial control mainboard with multiple display interface | |
| CN202488560U (en) | Astronomical camera with guiding signal output function | |
| CN204968013U (en) | Many forms video capture card | |
| CN206506504U (en) | Digital signal generator | |
| CN202077148U (en) | Motion joint photographic experts group (MJPEG) video coding and decoding system based on system on chip (SOC) | |
| CN203786601U (en) | Display card | |
| CN205510241U (en) | High-definition OSD system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20150930 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |