CN103092816A - Generating device and generating method of constant coefficient matrixes in parallel reed solomon (RS) codes - Google Patents
Generating device and generating method of constant coefficient matrixes in parallel reed solomon (RS) codes Download PDFInfo
- Publication number
- CN103092816A CN103092816A CN2013100178635A CN201310017863A CN103092816A CN 103092816 A CN103092816 A CN 103092816A CN 2013100178635 A CN2013100178635 A CN 2013100178635A CN 201310017863 A CN201310017863 A CN 201310017863A CN 103092816 A CN103092816 A CN 103092816A
- Authority
- CN
- China
- Prior art keywords
- matrix
- constant coefficient
- field element
- binary representation
- basic transition
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Error Detection And Correction (AREA)
Abstract
The invention provides a generating method of constant coefficient matrixes in parallel reed solomon (RS) codes. The generating method of the constant coefficient matrixes in the parallel RS codes is characterized in that the generating device of the constant coefficient matrixes is composed of a controller, a field element binary representation lookup table, a basis conversion matrix memory, an inverse basis conversion matrix memory, a multiplication arithmetic unit and a storage unit. As to every coefficient, (m-1)*m multiplication and (m-1)*(m-1) addition are saved, multiplier matrixes can be structured by taking out corresponding binary systems of m field elements from the field element binary representation lookup table, and the constant coefficient matrixes are generated. The generating method of the constant coefficient matrixes in the parallel RS codes is low in calculated quantity and easy to achieve, and improves generating speed of the constant coefficient matrixes obviously.
Description
Technical field
The present invention relates to the communications field, particularly a kind of generation method of constant coefficient matrix in parallel RS coding.
Background technology
Reed---Suo Luomen (Reed-Solomon, RS) code is the multi-system BCH code that a class has very strong error correcting capability, it can be corrected random error and also can correct interchannel noise and disturb the error burst that produces, and is widely used in Modern Communication System.
The structure of parallel RS scrambler as shown in Figure 1, it mainly is comprised of shift register, Galois field totalizer and Galois field multiplier, its implementation complexity depends on Galois field multiplier to a great extent.Prior art adopts matrix to connect and takes advantage of UV (g
i) W realizes finite field multiplier, wherein matrix U and matrix W depend on and adopt which kind of reciprocal basis, constant multiplier matrix V (g
i) be the key of design.For finite field gf (2
m), multiplier matrix V (g
i) dimension be m * m, for each coefficient g
i, prior art need to be carried out 1 computing of tabling look-up and be obtained matrix V (g
i) the first row element, then carry out m-1 complex calculation and obtain respectively matrix V (g
i) all the other m-1 row elements, the average calculating operation amount that each complex calculation comprises is m multiplication and m-1 sub-addition.Namely for each coefficient, existing method will be carried out 1 computing of tabling look-up, m multiplying of (m-1) * and (m-1) * (m-1) sub-addition computing.When m is large, there is the very large problem of calculated amount in the multiplier number when more, this will seriously restrict the raising of constant coefficient matrix formation speed.
Summary of the invention
For the large technical disadvantages of structure multiplier matrix computations amount that parallel RS coding exists, the invention provides a kind of method of quick generation constant coefficient matrix, effectively reduce the calculated amount that matrix generates, improve the formation speed of constant coefficient matrix.
As shown in Figure 3, the generating apparatus of constant coefficient matrix mainly is comprised of controller, field element binary representation look-up table, basic transition matrix storer, contrary basic transition matrix storer, multiplying unit, storage unit six parts.The generative process of whole constant coefficient matrix divided for five steps completed: the first step, generate field element binary representation look-up table according to primitive polynomial, and the index of look-up table is the power j of field element, wherein, 0≤j<2
m-1; Second step, controller is with l(generator polynomial coefficient g
iThe power representation be α
l) read continuous m field element α for index from field element binary representation look-up table
l, α
l+1..., α
L+m-1Binary representation consist of multiplier matrix V (g
i), adopt the circulation reading manner when reading, if l〉2
m-m-1, namely capable when capable to the not enough m of table footline from l, then read from heading capable (the 0th row), until read the binary representation of m field element; In the 3rd step, controller reads contrary basic transition matrix U, U and V (g
i) complete multiplication UV (g in the multiplying unit
i), gained product T (g
i) write storage unit; In the 4th step, controller reads basic transition matrix W, with the product intermediate value T (g in storage unit
i) complete multiplication T (g in the multiplying unit
i) W, the gained product is multiplier matrix Z (g
i); The 5th step, repeat second and third, four steps, obtain the constant coefficient matrix of all coefficients.
as fully visible, compare with existing solution, for each coefficient, the present invention has removed and has constructed m-1 the complex calculation that its multiplier matrix relates to, the average calculating operation amount that each complex calculation comprises is m multiplication and m-1 sub-addition, namely for each coefficient, the present invention saves m multiplication of (m-1) * and (m-1) * (m-1) sub-addition, only need to take out the corresponding binary representation of m field element continuously and can construct its multiplier matrix from field element binary representation look-up table, and then generate its constant coefficient matrix, calculated amount is low, be easy to realize, can obviously improve the formation speed of constant coefficient matrix.
Can be further understood by ensuing detailed description and accompanying drawings about the advantages and spirit of the present invention.
Description of drawings
Fig. 1 is the structured flowchart of parallel RS scrambler;
Fig. 2 has provided the simplified flow chart that generates the constant coefficient matrix;
Fig. 3 has provided the generating apparatus functional block diagram of constant coefficient matrix.
Embodiment
The invention will be further described below in conjunction with the drawings and specific embodiments, but not as a limitation of the invention.
Computing in the RS scrambler is all completed in galois field, galois field GF (2
m) in arbitrary element Q can with the base 1, α ..., α
m-1}={ γ
0, γ
1..., γ
m-1Represent, we claim this base to be Standardizing Base.Usually with { γ
0, γ
1..., γ
m-1Represent GF (2
m) on Standardizing Base.If other one group of base { τ
0, τ
1..., τ
m-1Satisfy:
Wherein:
Be called the Trace function.Claim base { τ
0, τ
1..., τ
m-1Be base { γ
0, γ
1..., γ
m-1Reciprocal basis.GF (2 so
m) in arbitrary element Q can be expressed as:
Q wherein
iWith
Be respectively the coordinate of Standardizing Base and reciprocal basis.Reciprocal basis coordinate and Standardizing Base coordinate can be changed mutually, and conversion can be with matrix representation as shown in the formula (3), (4).
The Standardizing Base coordinate turns the reciprocal basis coordinate:
Wherein W is basic transition matrix, is expressed as follows:
The reciprocal basis coordinate turns the Standardizing Base coordinate:
Wherein U is contrary basic transition matrix, is expressed as follows:
For 0≤j≤m-1, we can obtain an important inference:
Suppose A, B, C ∈ GF (2
m), C=AB, wherein A is expressed as with Standardizing Base
B, C are expressed as with reciprocal basis
Can be got by formula (5):
Due to A ∈ GF (2
m), so α
iA ∈ GF (2
m), α
iA can be expressed as
V wherein
I, j(0≤j<m) is α
iA is at GF (2
m) on binary representation.Will
Bringing formula (7) into gets:
We can get by formula (8):
Wherein V (A) is the multiplier matrix, is expressed as follows:
I row element v in multiplier matrix V (A)
I, 0, v
i,1..., v
I, m-1α
iA is at GF (2
m) on binary representation, i+1 row element v
I+1,0, v
I+1,1..., v
I+1, m-1α
i+1A=(α
iA) α is at GF (2
m) on binary representation.The power representation of supposing multiplier A is α
l, the m row element of matrix V (A) is respectively α so
l, α
l+1..., α
L+m-1At GF (2
m) on binary representation.
Derive and to get by formula (3), (4), (9)
Z (A)=UV (A) W wherein.For the RS coding, multiplier A is generator polynomial coefficient g
i(0≤i<n-k), we just obtain determining constant coefficient g like this
iConstant coefficient matrix Z (g
i).Easily prove constant coefficient matrix Z (g
i) for the coefficient g that determines
iBe unique, that is to say, no matter adopt which kind of reciprocal basis, Z (g
i) all fix, so this method does not need to seek optimum reciprocal basis, we can adopt any one reciprocal basis, such as triangular basis, thereby obtain corresponding basic transition matrix W and contrary basic transition matrix U.
According to formula (10) and multiplier matrix V (g
i) design feature, the present invention designs a kind of generating algorithm of constant coefficient matrix, concrete steps are as follows:
The first step generates field element binary representation look-up table according to primitive polynomial, and the index of look-up table is the power of field element.
Second step is with l(generator polynomial coefficient g
iThe power representation be α l) read continuous m field element α for index from field element binary representation look-up table
l, α
l+1..., α
L+m-1Binary representation consist of multiplier matrix V (g
i), adopt the circulation reading manner when reading, if l〉2
m-m-1, namely capable when capable to the not enough m of table footline from l, then read from heading capable (the 0th row), until read the binary representation of m field element.
In the 3rd step, complete matrix and even take advantage of UV (g
i) W, can obtain coefficient g
IConstant coefficient matrix Z (g
i).
Fig. 2 generates constant coefficient matrix Z (g
i) simplified flow chart.
Existing method is identical with the first, the 3rd step of algorithm of the present invention, and the way of second step is first with l(generator polynomial coefficient g
iThe power representation be α
l) read α for index from field element binary representation look-up table
lThereby binary representation obtain multiplier matrix V (g
i) the first row element, then carry out m-1 complex calculation and obtain respectively multiplier matrix V (g
i) all the other m-1 row elements.As seen existing method will be carried out m-1 computing for each coefficient more, the average calculating operation amount that each complex calculation comprises is m multiplication and m-1 sub-addition, namely for each coefficient, existing method will be carried out m multiplication of (m-1) * and (m-1) * (m-1) sub-addition more.Large as m, when coefficient number is more, existing methodical operand will sharply increase, this will seriously restrict the formation speed of constant coefficient matrix.
According to above-mentioned rigorous derivation, we have drawn multiplier matrix V (g
i) design feature, based on these characteristics, the invention provides a kind of device of quick generation constant coefficient matrix, as shown in Figure 3.This constant coefficient matrix generation device realizes simple, mainly is comprised of controller, field element binary representation look-up table, basic transition matrix storer, contrary basic transition matrix storer, multiplying unit, storage unit six parts.Controller is controlled the reading of the reading of look-up table, basic transition matrix, contrary reading with matrix of basic transition matrix connects multiplication.The binary representation of field element binary representation look-up table stores field element, the index of table are the power j of field element, wherein, and 0≤j<2
m-1.Base transition matrix memory stores matrix W.Contrary basic transition matrix memory stores matrix U.Multiplying unit realization matrix connects takes advantage of UV (g
i) W.The cell stores matrix connects the intermediate result T (g that takes advantage of
i).
The present invention has designed the generation method of constant coefficient matrix in following RS coding:
The first step generates field element binary representation look-up table according to primitive polynomial, and the index of look-up table is the power j of field element, wherein, and 0≤j<2
m-1.
Second step, controller is with l(generator polynomial coefficient g
iThe power representation be α
l) read continuous m field element α for index from field element binary representation look-up table
l, α
l+1..., α
L+m-1Binary representation consist of multiplier matrix V (g
i), adopt the circulation reading manner when reading, if l〉2
m-m-1, namely capable when capable to the not enough m of table footline from l, then read from heading capable (the 0th row), until read the binary representation of m field element.
In the 3rd step, controller reads contrary basic transition matrix U, U and V (g
i) complete multiplication UV (g in the multiplying unit
i), gained product T (g
i) write storage unit.
In the 4th step, controller reads basic transition matrix W, with the product intermediate value T (g in storage unit
i) complete multiplication T (g
i) W, the gained product is constant coefficient matrix Z (g
i).
In the 5th step, repeat second and third, four steps obtained the constant coefficient matrix of all coefficients.
as fully visible, compare with existing solution, for each coefficient, the present invention has removed and has constructed m-1 the complex calculation that its multiplier matrix relates to, the average calculating operation amount that each complex calculation comprises is m multiplication and m-1 sub-addition, namely for each coefficient, the present invention saves m multiplication of (m-1) * and (m-1) * (m-1) sub-addition, only need to take out the corresponding binary representation of m field element continuously and can construct its multiplier matrix from field element binary representation look-up table, and then generate its constant coefficient matrix, calculated amount is low, be easy to realize, can obviously improve the formation speed of constant coefficient matrix.
Below through the specific embodiment and the embodiment the present invention is had been described in detail, some distortion that those skilled in the art carries out in the technical solution of the present invention scope and improvement all should be included in protection scope of the present invention.
Claims (4)
1. the generating apparatus of constant coefficient matrix during a parallel RS encodes, constant coefficient matrix Z (g
i)=UV (g
i) W, wherein U is contrary basic transition matrix, W is basic transition matrix, V (g
i) be the multiplier matrix, g
iFor generating polynomial coefficient, system adopts finite field gf (2
m) on the RS code, it is characterized in that, described device comprises with lower component:
Controller, be used for to control the reading of the reading of look-up table, basic transition matrix, contrary basic transition matrix read and matrix connects storage that multiplication, matrix connect the intermediate result of taking advantage of and reads;
Field element binary representation look-up table is for the binary representation of storage field element;
Base transition matrix storer is used for storing basic transition matrix W;
Contrary basic transition matrix storer is used for the contrary basic transition matrix U of storage;
The multiplying unit is used for realization matrix and even takes advantage of UV (g
i) W;
Storage unit is used for storage matrix and connects the intermediate result T (g that takes advantage of
i)=UV (g
i).
2. constant coefficient matrix generation device as claimed in claim 1, is characterized in that, the index of described field element binary representation look-up table is the power j of field element, wherein, and 0≤j<2
m-1, the content that each storage unit is preserved is the binary representation of field element.
3. constant coefficient matrix generation device as claimed in claim 1, is characterized in that, described multiplying unit is used for realization matrix and connects and take advantage of UV (g
i) W:
Matrix U multiply by matrix V (g
i), gained product T (g
i) be stored in storage unit;
T(g
i) multiply by matrix W, the gained product is constant coefficient matrix Z (g
i).
4. the generation method of constant coefficient matrix during a parallel RS encodes, constant coefficient matrix Z (g
i)=UV (g
i) W, wherein U is contrary basic transition matrix, W is basic transition matrix, V (g
i) be the multiplier matrix, g
iFor generating polynomial coefficient, system adopts finite field gf (2
m) on the RS code, it is characterized in that, said method comprising the steps of:
(1) generate field element binary representation look-up table according to primitive polynomial, the index of look-up table is the power j of field element, wherein, and 0≤j<2
m-1;
(2) controller is with l(generator polynomial coefficient g
iThe power representation be α
l) read continuous m field element α for index from field element binary representation look-up table
l, α
l+1..., α
L+m-1Binary representation consist of multiplier matrix V (g
i), adopt the circulation reading manner when reading, if l〉2
m-m-1, namely capable when capable to the not enough m of table footline from l, then read from heading capable (the 0th row), until read the binary representation of m field element;
(3) controller reads contrary basic transition matrix U, U and V (g
i) complete multiplication UV (g in the multiplying unit
i), gained product T (g
i) write storage unit;
(4) controller reads basic transition matrix W, with the product intermediate value T (g in storage unit
i) complete multiplication T (g in the multiplying unit
i) W, the gained product is constant coefficient matrix Z (g
i);
(5) repeating step (2), (3), (4) obtain the constant coefficient matrix of all coefficients.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2013100178635A CN103092816A (en) | 2013-02-05 | 2013-02-05 | Generating device and generating method of constant coefficient matrixes in parallel reed solomon (RS) codes |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2013100178635A CN103092816A (en) | 2013-02-05 | 2013-02-05 | Generating device and generating method of constant coefficient matrixes in parallel reed solomon (RS) codes |
Publications (1)
Publication Number | Publication Date |
---|---|
CN103092816A true CN103092816A (en) | 2013-05-08 |
Family
ID=48205404
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2013100178635A Pending CN103092816A (en) | 2013-02-05 | 2013-02-05 | Generating device and generating method of constant coefficient matrixes in parallel reed solomon (RS) codes |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN103092816A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105915317A (en) * | 2016-06-15 | 2016-08-31 | 浙江大学 | Method for constructing coding coefficient matrix of Zigzag decodable forward erasure code |
CN106201433A (en) * | 2016-07-10 | 2016-12-07 | 北京工业大学 | A kind of Galois field multiplier based on RS code |
CN114465627A (en) * | 2022-04-11 | 2022-05-10 | 苏州浪潮智能科技有限公司 | Data storage method, system, equipment and storage medium |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040059989A1 (en) * | 2002-09-23 | 2004-03-25 | Lisa Fredrickson | High throughput reed-solomon encoder |
US7178091B1 (en) * | 2001-07-10 | 2007-02-13 | National Semiconductor Corporation | Reed solomon encoder |
CN102882534A (en) * | 2012-10-12 | 2013-01-16 | 烽火通信科技股份有限公司 | Parallel implementation method and device for reed-solomon (RS) code |
CN103023512A (en) * | 2013-01-18 | 2013-04-03 | 苏州威士达信息科技有限公司 | Device and method for generating constant coefficient matrix in ATSC system RS coding |
CN103095418A (en) * | 2013-01-18 | 2013-05-08 | 苏州威士达信息科技有限公司 | Generating device and method of constant coefficient matrix in reed-solomon (RS) code of China mobile multimedia broadcasting (CMMB) system |
CN103095417A (en) * | 2013-01-18 | 2013-05-08 | 苏州威士达信息科技有限公司 | Generating device and method of constant coefficient matrix in reed-solomon (RS) code of digital video broadcasting-terrestrial (DVB-T) system |
CN103152059A (en) * | 2013-01-18 | 2013-06-12 | 苏州威士达信息科技有限公司 | Device and method of generating of constant coefficient matrix of radio sonde (RS) of consultative committee for space data system (CCSDS) |
-
2013
- 2013-02-05 CN CN2013100178635A patent/CN103092816A/en active Pending
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7178091B1 (en) * | 2001-07-10 | 2007-02-13 | National Semiconductor Corporation | Reed solomon encoder |
US20040059989A1 (en) * | 2002-09-23 | 2004-03-25 | Lisa Fredrickson | High throughput reed-solomon encoder |
CN102882534A (en) * | 2012-10-12 | 2013-01-16 | 烽火通信科技股份有限公司 | Parallel implementation method and device for reed-solomon (RS) code |
CN103023512A (en) * | 2013-01-18 | 2013-04-03 | 苏州威士达信息科技有限公司 | Device and method for generating constant coefficient matrix in ATSC system RS coding |
CN103095418A (en) * | 2013-01-18 | 2013-05-08 | 苏州威士达信息科技有限公司 | Generating device and method of constant coefficient matrix in reed-solomon (RS) code of China mobile multimedia broadcasting (CMMB) system |
CN103095417A (en) * | 2013-01-18 | 2013-05-08 | 苏州威士达信息科技有限公司 | Generating device and method of constant coefficient matrix in reed-solomon (RS) code of digital video broadcasting-terrestrial (DVB-T) system |
CN103152059A (en) * | 2013-01-18 | 2013-06-12 | 苏州威士达信息科技有限公司 | Device and method of generating of constant coefficient matrix of radio sonde (RS) of consultative committee for space data system (CCSDS) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105915317A (en) * | 2016-06-15 | 2016-08-31 | 浙江大学 | Method for constructing coding coefficient matrix of Zigzag decodable forward erasure code |
CN106201433A (en) * | 2016-07-10 | 2016-12-07 | 北京工业大学 | A kind of Galois field multiplier based on RS code |
CN106201433B (en) * | 2016-07-10 | 2019-01-11 | 北京工业大学 | A kind of Galois field multiplier based on RS code |
CN114465627A (en) * | 2022-04-11 | 2022-05-10 | 苏州浪潮智能科技有限公司 | Data storage method, system, equipment and storage medium |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9535788B2 (en) | High-performance ECC decoder | |
CN101227194B (en) | Circuit, encoder and method for encoding parallel BCH | |
CN100592639C (en) | Low density parity check coding method, device and parity check matrix generating method | |
CN101277119B (en) | Method for complexing hardware of Reed Solomon code decoder as well as low hardware complex degree decoding device | |
CN103886915A (en) | Circuitry and method for correcting 3-bit errors containing adjacent 2-bit error | |
CN102457286B (en) | Encoding method and device for quasi-cyclic LDPC (Low Density Parity Check) code and generating method for check matrix | |
CN102970049A (en) | Parallel circuit based on chien search algorithm and forney algorithm and RS decoding circuit | |
CN103092816A (en) | Generating device and generating method of constant coefficient matrixes in parallel reed solomon (RS) codes | |
CN101969358B (en) | High-speed parallel RS decoding method for space communication | |
CN101567696B (en) | Encoder and decoder of Code BCH with changeable parameters | |
CN102820892A (en) | Circuit for parallel BCH (broadcast channel) coding, encoder and method | |
CN103152059A (en) | Device and method of generating of constant coefficient matrix of radio sonde (RS) of consultative committee for space data system (CCSDS) | |
CN102045073B (en) | Method and device for decoding broadcast channel (BCH) code | |
CN101834615A (en) | Implementation method of Reed-Solomon encoder | |
CN102891689B (en) | A kind of error location polynomial method for solving and device | |
CN103023512B (en) | Device and method for generating constant coefficient matrix in ATSC system RS coding | |
CN103401566A (en) | Parameterization BCH (broadcast channel) error-correcting code parallel encoding method and device | |
CN103095418B (en) | The generating apparatus of constant coefficient matrix and method in CMMB system RS coding | |
CN103095417A (en) | Generating device and method of constant coefficient matrix in reed-solomon (RS) code of digital video broadcasting-terrestrial (DVB-T) system | |
CN103036577B (en) | A kind of low-density checksum LDPC code coding circuit structure of low complex degree | |
CN100586029C (en) | A kind of coding method of structured odd-even check code and encoder thereof | |
CN115632662A (en) | Syndrome calculation method, device, equipment and medium in RS decoding | |
CN103346805A (en) | System and method for coding long BCH codes | |
CN101931415B (en) | Encoding device and method, decoding device and method as well as error correction system | |
CN101873143A (en) | Syndrome computing circuit in RS (Reed-Solomon) error correcting code decoder and computing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20130508 |