CN103077116A - Data storage system of computer and computer system - Google Patents

Data storage system of computer and computer system Download PDF

Info

Publication number
CN103077116A
CN103077116A CN2013100175980A CN201310017598A CN103077116A CN 103077116 A CN103077116 A CN 103077116A CN 2013100175980 A CN2013100175980 A CN 2013100175980A CN 201310017598 A CN201310017598 A CN 201310017598A CN 103077116 A CN103077116 A CN 103077116A
Authority
CN
China
Prior art keywords
memory
volatile memory
data
data storage
storage system
Prior art date
Application number
CN2013100175980A
Other languages
Chinese (zh)
Inventor
H·黄
李惊雷
Original Assignee
无锡云动科技发展有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 无锡云动科技发展有限公司 filed Critical 无锡云动科技发展有限公司
Priority to CN2013100175980A priority Critical patent/CN103077116A/en
Publication of CN103077116A publication Critical patent/CN103077116A/en

Links

Abstract

The invention provides a data storage system of a computer. The data storage system comprises a plurality of volatile memories, a plurality of non-volatile memories, a plurality of multiplexers and a storage controller, wherein the storage controller is in parallel connected with the plurality of multiplexers; each multiplexer is connected with one volatile memory; and the multiplexers are used for selectively writing in data to the volatile memories or transferring the data from the non-volatile memories to the storage controller, and storing the data to the non-volatile memories by the storage controller. According to the data storage system of the computer and the computer system disclosed by the invention, the parallel processing capacity of the non-volatile memories is sufficiently brought into effect, the sufficient utilization of the performances of the volatile memories and the non-volatile memories is realized and small-capacity nonvolatile memories are not used, thereby reducing the manufacturing cost of the data storage system of the computer.

Description

一种计算机的数据存储系统及计算机系统 A computer data storage system and a computer system

技术领域 FIELD

[0001] 本发明涉及计算机的存储技术领域,尤其涉及一种计算机的数据存储系统及计算机系统。 [0001] The present invention relates to the field of computer storage technology, and particularly to a computer system and a computer data storage system.

背景技术 Background technique

[0002] 众所周知,计算机的数据存储系统以易失性存储器(Volatile Memory)为主。 [0002] It is well known to the computer data storage system volatile memory (Volatile Memory) based. 易失性存储器的特点为运行速度快,单位比特面积小,价格低廉,但当计算机在掉电情况下,该易失性存储器所临时存储的数据会消失。 Features volatile memory is fast, a unit bit area is small, inexpensive, but the computer in case of power failure, the data in the volatile memory as temporary storage will disappear.

[0003]目前主流的技术是采用非易失性存储器(Non-Volatile Memory)作为数据存储介质。 [0003] The current mainstream technology is the use of non-volatile memory (Non-Volatile Memory) as a data storage medium. 其使用闪存技术,将易失性存储器和非易失性存储器整合到一块双列存储器模块(DIMM)上,并使用不间断电源(Uninterruptable Power System)作为整个计算机系统的备用电源。 Using Flash technology, the integration of a volatile memory and nonvolatile memory to one pair of columns of the memory module (DIMM) on, and an uninterruptible power supply (Uninterruptable Power System) as the entire computer system standby power. 在计算机掉电情况下,以不间断电源提供电源,将易失性存储器中的数据保存非易失性存储器中,以达到数据保存的目的。 In the computer is switched off, the power supply to provide uninterrupted power supply, the data in the volatile memory is stored in nonvolatile memory, stored data to achieve the purpose.

[0004] 但是这种技术方案仍然存在以下技术缺陷: [0004] However, this solution still exist the following technical defects:

[0005] 第一,现有的计算机主板中一条双列存储器模块(DIMM)上的非易失性存储器只能用于一个双列存储器接口,无法充分发挥非易失性存储器的多通道并行数据处理能力,导致现有技术中计算机的数据存储系统的性能偏低。 [0005] First, a nonvolatile memory on a conventional computer motherboard one pair of columns of the memory module (DIMM) for only one dual memory interface, can not give full play to the multi-channel parallel data of the nonvolatile memory processing capacity of the low performance of the computer data storage system of the prior art.

[0006] 第二,双列存储器模组(DIMM)上的单颗DRAM容量相对于市场流行的非易失性存储器的容量而言过小。 [0006] Second, the single DRAM memory capacity on the double row module (DIMM) is too small relative to the popular market in terms of capacity nonvolatile memory. 这样就造成如果使用现有规格的DRAM与非易失性内存器相匹配的话,就需要多颗容量相对较小的非易失性存储器。 This resulted If the existing standard DRAM and a nonvolatile memory that matches the then we need multiple pieces of relatively small capacity non-volatile memory. 而小容量的非易失性存储器的成本是比较昂贵的,因此造成整个计算机的数据存储系统的制造成本比较大。 The cost of a small capacity non-volatile memory is relatively expensive, thus causing the manufacturing cost of the entire computer data storage system is relatively large.

[0007] 有鉴于此,有必要对现有技术中的计算机的数据存储系统予以改进,以解决上述技术缺陷。 [0007] In view of this, it is necessary to improve the prior art of computer data storage systems, in order to solve the above technical defects.

发明内容 SUMMARY

[0008] 本发明的第一个目的在于克服现有技术中的不足,揭示一种能够充分发挥非易失性存储器的并行处理能力,实现计算机的数据存储系统中易失性存储器与非易失性存储器各自性能的充分利用,降低计算机的数据存储系统的制造成本。 [0008] A first object of the present invention to overcome the deficiencies of the prior art, discloses a parallel processing can be full nonvolatile memory, data storage system of the computer with the non-volatile memory memory full use of their properties, reduce the manufacturing cost of the computer data storage system.

[0009]为实现本发明的第一个发明目的,本发明提供了一种计算机的数据存储系统,包括: [0009] To achieve the first object of the present invention, the present invention provides a computer data storage system, comprising:

[0010] 若干易失性存储器、若干非易失性存储器、若干复用器、存储控制器; [0010] Several volatile memory, a plurality of non-volatile memory, a plurality of multiplexers, the memory controller;

[0011] 所述存储控制器并行连接若干复用器,每个复用器连接一易失性存储器,所述复用器择一地将数据写入易失性存储器或从易失性存储器调取数据至存储控制器,并通过存储控制器将数据保存至非易失性存储器。 [0011] The memory controller is connected in parallel a plurality of multiplexers, each multiplexer is connected to a volatile memory, the multiplexer alternatively write the data from the volatile memory or volatile memory tune to fetch the memory controller and save data to the nonvolatile memory through the memory controller.

[0012] 作为本发明的进一步改进,还包括电性连接的电源控制器和储能装置。 [0012] As a further improvement of the present invention, and further comprising a power controller of the energy storage device is electrically connected.

[0013] 作为本发明的进一步改进,所述电源控制器在存储控制器的控制下,在储能装置与易失性存储器之间建立电连接。 [0013] As a further improvement of the present invention, the power supply controller under the control of the memory controller, the energy storage device to establish an electrical connection between the volatile memory and.

[0014] 作为本发明的进一步改进,所述储能装置包括电容、电池。 [0014] As a further improvement of the present invention, the energy storage device comprises a capacitor, a battery.

[0015] 作为本发明的进一步改进,所述电容选自超级电容。 [0015] As a further improvement of the invention, the selected capacitance supercapacitor.

[0016] 作为本发明的进一步改进,所述非易失性存储器包括NAND闪存或者相变存储器。 [0016] As a further improvement of the present invention, the nonvolatile memory comprises a NAND flash memory or a phase change memory.

[0017] 作为本发明的进一步改进,所述复用器电性连接存储控制器,以形成若干并行的数据调取通道。 [0017] As a further improvement of the present invention, the multiplexer is electrically connected to the memory controller, to form a plurality of parallel data channels retrieved.

[0018] 作为本发明的进一步改进,所述存储控制器电性连接至少一个非易失性存储器。 [0018] As a further improvement of the present invention, the memory controller electrically connected to the at least one nonvolatile memory. 作为本发明的进一步改进,所有非易失性存储器的容量大于或者等于所有易失性存储器的容量。 As a further improvement of the present invention, all the capacity of the nonvolatile memory is greater than or equal to all the capacity of the volatile memory.

[0019] 作为本发明的进一步改进,所述非易失性存储器包括两个或者两个以上容量相等的NAND闪存。 [0019] As a further improvement of the present invention, the nonvolatile memory includes two or more equal capacity NAND flash memory.

[0020] 作为本发明的进一步改进,所述非易失性存储器与存储控制器电性连接,以形成两个或者两个以上的并行的数据保存通道。 [0020] As a further improvement of the present invention, the nonvolatile memory and a memory controller electrically connected to form two or more parallel channels of data storage.

[0021] 作为本发明的进一步改进,所述易失性存储器包括动态随机存储器或者静态随时存储器。 [0021] As a further improvement of the present invention, the volatile memory comprises a dynamic random access memory or static memory at any time.

[0022] 本发明的第二个目的在于揭示一种计算机系统,以克服现有技术中的不足,揭示一种能够充分发挥非易失性存储器的并行处理能力,实现计算机系统中易失性存储器与非易失性存储器各自性能的充分利用,并降低该计算机系统的制造成本。 [0022] A second object of the present invention is disclosed a computer system to overcome the shortcomings of the prior art, discloses a parallel processing can sufficiently play a nonvolatile memory, the computer system implementing the volatile memory full use of the non-volatile memory with each performance, and reduce the manufacturing cost of the computer system.

[0023] 为实现本发明的第二个发明目的,本发明揭示了一种计算机系统,包括处理器, [0023] To achieve the second object of the present invention, the present invention discloses a computer system comprising a processor,

[0024] 还包括数据存储系统; [0024] further includes a data storage system;

[0025] 所述数据存储系统包括:若干易失性存储器、若干非易失性存储器、若干复用器、存储控制器; [0025] The data storage system comprising: a plurality of volatile memory, a plurality of non-volatile memory, a plurality of multiplexers, the memory controller;

[0026] 所述存储控制器并行连接若干复用器,每个复用器连接一易失性存储器,所述复用器择一地将数据写入易失性存储器或从易失性存储器调取数据至存储控制器,并通过存储控制器将数据保存至非易失性存储器。 [0026] The memory controller is connected in parallel a plurality of multiplexers, each multiplexer is connected to a volatile memory, the multiplexer alternatively write the data from the volatile memory or volatile memory tune to fetch the memory controller and save data to the nonvolatile memory through the memory controller.

[0027] 与现有技术相比,本发明的有益效果是:在本发明中,存储控制器并行连接若干复用器,每个复用器连接一易失性存储器,所述复用器择一地将数据写入易失性存储器或从易失性存储器调取数据至存储控制器,并通过存储控制器将数据保存至非易失性存储器。 [0027] Compared with the prior art, the beneficial effects of the present invention: In the present invention, the memory controller connected to a plurality of parallel multiplexers, each multiplexer is connected to a volatile memory, the multiplexer selection a write data to the volatile memory or the retrieval of data from a volatile memory to a memory controller, through the memory controller and save data to non-volatile memory. 从而充分发挥非易失性存储器的并行处理能力,实现了易失性存储器与非易失性存储器各自性能的充分利用,避免了使用小容量的非易失性存储器,从而降低了计算机的数据存储系统的制造成本。 Parallel processing capabilities to maximize the non-volatile memory, to achieve the full advantage of a volatile memory and the nonvolatile memory of each performance, avoiding the non-volatile memory of small capacity, thereby reducing the data stored in the computer manufacturing cost of the system.

附图说明 BRIEF DESCRIPTION

[0028]图1为本发明一种计算机的数据存储系统实施例一中的结构图; [0028] FIG. 1 is a computer data storage system configuration diagram of an embodiment of the present invention embodiment;

[0029] 图2为实施例一中将数据写入易失性存储器过程的实施方式结构图; [0029] FIG. 2 is written diagram of an embodiment of a volatile memory as an example a process in the embodiment of the data;

[0030] 图3为实施例一中将数据从易失性存储器中调取至存储控制器过程的实施方式结构图; [0030] FIG. 3 is a diagram of a embodiment in the retrieved data from the volatile memory to the storage controller diagram of an embodiment of the procedure;

[0031] 图4为实施例一中将数据从存储控制器保存至非易失性存储器过程的实施方式结构图;[0032]图5为实施例二中本发明一种计算机的数据存储系统将数据从存储控制器保存至非易失性存储器过程的结构图; [0031] FIG. 4 is a diagram of a embodiment in the data stored from the memory controller to the embodiment of FIG nonvolatile memory configuration process; [0032] FIG. 5 is a data storage system in a computer according to a second embodiment of the present invention, stored data from the memory controller to the non-volatile memory configuration diagram of the process;

[0033]图6为实施例三中本发明一种计算机的数据存储系统的结构图; [0033] FIG. 6 is a block diagram of a data storage system according to a third invention of the computer in the present embodiment;

[0034]图7为实施例四中本发明一种计算机系统第一种实施方式的结构图; [0034] FIG. 7 is a configuration diagram of a first embodiment of an inventive embodiment of a computer system according to a fourth embodiment of the present;

[0035] 图8为实施例五中本发明一种计算机系统第二种实施方式的结构图。 [0035] FIG. 8 is a block diagram of a second embodiment of the fifth embodiment of the present invention, one kind of computer system.

具体实施方式 Detailed ways

[0036] 下面结合附图所示的各实施方式对本发明进行详细说明,但应当说明的是,这些实施方式并非对本发明的限制,本领域普通技术人员根据这些实施方式所作的功能、方法、或者结构上的等效变换或替代,均属于本发明的保护范围之内。 Each of the embodiments shown in the drawings of the present invention will be described in detail [0036] below in conjunction, it should be noted that these embodiments are not limiting of the present invention, functions to those of ordinary skill in the art made in accordance with these embodiments, method, or or alternatively, the equivalent transformation of the structure, fall within the scope of the present invention.

[0037] 实施例一 [0037] Example a

[0038] 请参图1至图4所示本发明一种计算机的数据存储系统的第一种实施方式。 [0038] Referring to FIGS. 1 to 4 shown in the present invention, a first embodiment of a data storage system of a computer.

[0039] 参图1所示,在本实施方式中,一种计算机的数据存储系统100,包括: [0039] reference to FIG. 1, in the present embodiment, a computer data storage system 100, comprising:

[0040] 若干易失性存储器101,以形成并行结构的易失性存储器组件10、若干非易失性存储器401,以形成并行结构的非易失性存储器组件40、若干复用器201,以形成并行结构的复用器组件20。 Volatile memory components [0040] Several volatile memory 101, to form a parallel structure 10, a plurality of non-volatile memory 401, to 40, a plurality of multiplexers 201 is formed nonvolatile storage component parallel structure, to multiplexer 20 is formed parallel structure assembly. 具体的,该复用器201的数量与易失性存储器101的数量相等,以及一存储控制器300。 Specifically, the number of the multiplexer 201 and the number of the volatile memory 101 is equal to, 300, and a memory controller. 该存储控制器300分别连接复用器201与非易失性存储器401。 The memory controller 300 are connected to a multiplexer 201 and a non-volatile memory 401.

[0041] 在本实施方式中,该易失性存储器101包括动态随机动态存储器(DRAM)或者静态随时存储器(SRAM),并优选为动态随机动态存储器(DRAM)。 [0041] In the present embodiment, the volatile memory 101 includes dynamic random access dynamic memory (DRAM) or static memory at any time (SRAM), dynamic and preferably a dynamic random memory (DRAM). 当然,该易失性存储器101并不限定于所述随机动态存储器(DRAM)或者静态随时存储器(SRAM),也可为具有上电后高速保存数据的其他类型的临时数据存储器。 Of course, the volatile memory 101 is not limited to the dynamic random memory (DRAM) or static memory at any time (SRAM), it may also have other types of high-speed temporary storage of data after power save data.

[0042] 进一步的,该非易失性存储器401包括NAND闪存或者相变存储器,并优先为NAND闪存。 [0042] Further, the nonvolatile memory 401 comprises a NAND flash memory or a phase change memory, a NAND flash memory and the priority. 同时,该非易失性存储器401也可为阻变式存储器(RRAM)、磁性自旋转矩存储器(ST-RAM)或者磁阻式存储器(M-RAM)。 Meanwhile, the non-volatile memory 401 may be a resistive memory (a RRAM), spin-torque magnetic memory (ST-RAM) or a magnetoresistive memory (M-RAM).

[0043] 具体的,主机内存控制器I通过计算机内部的系统总线5并行连接所有复用器201 ;存储控制器300并行连接所有复用器201 ;每个复用器201连接一易失性存储器101,以形成多个并行的数据写入通道15。 [0043] Specifically, the host memory controller 201 through the I multiplexer 5 is connected to all the internal parallel bus of the computer system; memory controller 300 is connected in parallel to all multiplexer 201; each multiplexer 201 is connected to a volatile memory 101, to form a plurality of parallel data write channel 15.

[0044] 在本实施方式中,该计算机的数据存储系统100还包括:电性连接的电源控制器500和储能装置501。 [0044] In the present embodiment, the computer data storage system 100 further comprising: a power controller electrically connected to the energy storage device 500 and 501. 该电源控制器500可在存储控制器300中设置的电源管理模块(未图示)的控制下,在储能装置501与易失性存储器101之间建立电连接。 Under the control of the power management module (not shown) of the power supply controller 500 may be provided in the storage controller 300, the electrical connection between the energy storage device 501 and volatile memory 101. 在正常供电情况下,储能装置501与易失性存储器101之间处于开路状态。 Under normal circumstances the power supply, the energy storage device between the volatile memory 501 and 101 in an open state. 主机电源2会通过电源控制器500向储能装置501中进行充电。 Host 2 will be charged by the power supply controller 500 to energy storage device 501.

[0045] 复用器201择一地从主机内存控制器I中将数据写入易失性存储器101或从易失性存储器101调取数据至存储控制器300,并通过存储控制器300将数据保存至非易失性存储器401。 [0045] The multiplexer 201 alternatively written in the volatile memory 101 or the data from the volatile memory 101 in the retrieval of data from the host memory controller to the memory controller I 300, and the memory controller 300 through the data saved to nonvolatile memory 401.

[0046] 复用器201是一种高速信号切换装置,其内部有受外部电压信号控制的多个高速电子开关,每个高速电子开关的通断与控制信号相互独立。 [0046] Multiplexer 201 is a high speed signal switching means, by which a plurality of internal high-speed electronic switches controlled by an external signal voltage, on-off control signal of each of the independent high-speed electronic switches. 具体而言,高速电子开关选自M0SFET,或者其他具高速开关性能的半导体器件。 Specifically, the high-speed electronic switch is selected M0SFET, or other semiconductor devices having high-speed switching performance.

[0047] 具体而言,该计算机的数据存储系统100存在两种工作情况,即正常供电情况和掉电情况。 [0047] Specifically, the computer data storage system 100 there are two operating conditions, i.e., the normal power supply conditions and power-down situations.

[0048] 参图2所示,在正常供电情况下,主机电源2会通过双列存储器模块600向易失性存储器101及存储控制器300提供电源。 As shown in [0048] reference to FIG 2, in the normal power supply, the main power supply 2 supplies power to the volatile memory 101 and memory controller 300 by a double row of memory module 600. 计算机中的数据会通过主机内存控制器I通过计算机内部的系统总线5发送至所有复用器201,并通过复用器201写入易失性存储器101,以形成多个数据写入易失性存储器101的数据写入通道15。 Computer data will be sent through the host I through the internal memory controller 5 to a computer system bus to all multiplexer 201, and written in the volatile memory 101 through a multiplexer 201 to form a plurality of data into the volatile data memory 101 write channel 15.

[0049] 通过这种设置,充分发挥了易失性存储器101在多通道、高速并行数据处理方面的优势,提高了该计算机的数据存储系统100对数据临时写入易失性存储器101的效率。 [0049] With this arrangement, takes full advantage of the volatile memory 101 in a multi-channel, high-speed parallel processing of the data, the increase of the computer data storage system 100 writes data in the temporary efficiency of the volatile memory 101. 当然,也可同时提高计算机对易失性存储器101的访问的稳定性与数据安全性。 Of course, it can also improve access to the volatile memory 101 of computer data security and stability.

[0050] 参图3所示,该复用器201电性连接存储控制器300。 [0050] The parameters shown in FIG. 3, the multiplexer 201 is electrically connected to the memory controller 300. 当数据写入易失性存储器101后,复用器201会迅速关闭与主机内存控制器I的数据写入通道15,并在复用器201与存储控制器300之间分别建立并行的数据调取通道25,以将易失性存储器101中临时保存的数据调取出来,并且并行地调取至存储控制器300,完成对数据调取步骤。 When data is written to the volatile memory 101, the multiplexer 201 will be closed quickly and the host memory controller 15 write channel data I, and to establish a parallel between the memory controller 300 and the multiplexer 201 are adjusted data take passage 25 to the volatile memory 101 temporarily stores data retrieved out and retrieved in parallel to the storage controller 300, the completion of the data retrieval step.

[0051] 参图4所示,在本实施方式中,该存储控制器300电性连接多个非易失性存储器401。 As shown in [0051] reference to FIG. 4, in the present embodiment, the memory controller 300 is electrically connected to a plurality of non-volatile memory 401. 具体的,所述非易失性存储器401与存储控制器300电性连接,以形成两个或者两个以上的并行的数据保存通道35。 Specifically, the non-volatile memory 401 is electrically connected to the memory controller 300, to form two or more parallel channels 35 of data storage.

[0052] 该存储控制器300在主机控制器3的控制下,将自易失性存储器101中的调取所获得的数据通过若干数据保存通道35并行地保存至非易失性存储器401,从而完成数据保存处理。 [0052] The data of the memory controller 300 under the control of the host controller 3, the self-volatile memory 101 to save the obtained retrieval passage 35 in parallel to the non-volatile memory storage data 401 by a plurality of such complete data saving process.

[0053] 结合参照图3与图4所示,在数据并行调取至存储控制器300、以及从存储控制器300并行保存至非易失性存储器401的过程中,主机电源2会通过双列存储器模块600向存储控制器300提供电源。 [0053] Referring to FIGS. 3 and FIG. 4, the parallel retrieved data to the storage controller 300, and stored in parallel from the memory controller 300 to process the nonvolatile memory 401, the host will supply 2 by the double row the memory module 600 provides power to the memory controller 300.

[0054] 在本实施方式中,数据写入、数据调取、数据保存这三个步骤均为并行处理,从而实现了易失性存储器101数据处理速度快与非易失性存储器401的多通道并行数据存储能力的协调使用,提高了整个计算机的数据存储系统100对数据的处理速度和处理效率。 [0054] In the present embodiment, the data is written, data retrieval, data storage step are three parallel processing, thereby realizing the volatile memory 101 and the data processing speed multi-channel non-volatile memory 401 parallel data storage capacity to coordinate the use, improve the processing speed and processing efficiency of the entire computer system 100 is a data storage of data.

[0055] 重新参照图1所示,当计算机掉电后,主机电源2无法通过双列存储器模块600向易失性存储器101及存储控制器300提供电源。 [0055] Referring back to FIG. 1, when the computer is switched off, the host 600 can not provide power supply 2 to the volatile memory 101 and the storage controller memory module 300 by the double column.

[0056] 但是,当计算机掉电的瞬间,电压不会从正常值突然降为0V,其往往存在“滞后现象”。 [0056] However, when the computer power-down moment, the voltage will not suddenly drop from 0V normal, that there is often a "hysteresis." 此时,主机控制器3会探测到主机电源2的不正常信号,并根据主机电源2的不正常信号生成控制信号,并发送至电源控制器500。 In this case, the host controller 3 will detect an abnormal signal supply to the host 2, and an abnormal signal generating a control signal from the host power supply 2, and transmitted to the power controller 500. 从而驱动电源控制器500在易失性存储器101与储能装置501之间建立电连接;同时也可通过该储能装置501为存储控制器300提供电源。 Thereby driving the power supply controller 500 to establish an electrical connection between the volatile memory 101 and the storage apparatus 501; also provides power to the energy storage device 501 via a memory controller 300. 此时,该储能装置501起到了备用电源的作用。 In this case, the energy storage device 501 functions as a backup power source.

[0057] 在本实施方式中,所述储能装置501包括电容、电池;优选的,该电容选自超级电容。 Preferably, the selected super capacitor capacitance; [0057] In the present embodiment, the means 501 comprises a capacitor, battery energy storage.

[0058]超级电容(Super Capacitor),又名电化学电容(Electro Chemical Capacitor)。 [0058] super capacitor (Super Capacitor), also known as electrochemical capacitor (Electro Chemical Capacitor). 超级电容是一种新型的储能装置,它是一种介于传统电容与电池之间,具有特殊性能的电源。 Super capacitor is a new type of energy storage device, which is a capacitance between the conventional and the battery power supply having special properties. 其主要依靠双电层和氧化还原假电容电荷储存电能,因而不同于传统的化学电源。 Which mainly depends on the electric double layer capacitors and redox false charge storing electrical energy, and thus different from the traditional chemical power. 超级电容的突出优点是功率密度高、充放电时间短、循环寿命长、工作温度范围宽。 Ultracapacitors outstanding advantages is the high power density, the charge and discharge time is short, long cycle life, wide operating temperature range.

[0059] 当计算机掉电瞬间,复用器201与主机内存控制器I之间的系统总线5被复用器201关闭;同时,复用器201迅速与非易失性存储器401建立数据连接,并可从易失性存储器101中调取数据,并在复用器201与存储控制器300之间分别建立若干并行的数据调取通道25,以将易失性存储器101中临时保存的数据调取至存储控制器300。 [0059] When the computer is switched off instantaneously, the system bus between the multiplexer 201 and the host memory controller multiplexer 201 I 5 is closed; the same time, a multiplexer 201 and nonvolatile memory 401 to quickly establish a data connection, can be retrieved from the volatile data memory 101, and to establish a number of parallel data retrieval passage 25 between the multiplexer 201 and the memory controller 300, respectively, to the volatile memory 101 temporarily stores data transferred taken to the storage controller 300.

[0060] 然后,在存储控制器300的控制下,将数据并行保存至多个非易失性存储器401中。 [0060] Then, under the control of the memory controller 300, 401 to the data stored in a plurality of parallel non-volatile memory. 从而保证易失性存储器101有一定时间完成数据保存至非易失性存储器401中,起到数据备份的作用,防止计算机掉电时的数据丢失。 Thereby ensuring the volatile memory 101 has a certain time to complete the data stored in the nonvolatile memory 401, functions as a data backup, to prevent loss of data when the computer is switched off.

[0061] 随着NAND闪存制造技术的发展,更大容量的NAND闪存是必然的趋势,而DRAM容量提升的速度相对缓慢。 [0061] With the development of NAND flash memory manufacturing technology, larger capacity NAND flash memory is an inevitable trend, while DRAM capacity to enhance the speed is relatively slow. 为了提高DRAM的数据并行处理能力。 To improve the data processing capacity of the DRAM in parallel. 在本实施方式中,所有非易失性存储器401的容量大于或者等于所有易失性存储器101的容量。 In the present embodiment, the size of all the non-volatile memory 401 is equal to or greater than the capacity of all of the volatile memory 101. 优选的,所有非易失性存储器401的容量等于所有易失性存储器101的容量。 Preferably, all the non-volatile memory capacity equal to the capacity of all the volatile memory 101 to 401.

[0062] 具体的,该非易失性存储器401优选为两个或者两个以上的容量相等NAND闪存。 [0062] Specifically, the non-volatile memory 401 is preferably two or more equal capacity NAND flash memory. 当然也可以设置成若干彼此容量不相等的NAND闪存。 Of course, the capacity may be provided a plurality of NAND flash memory are not equal to each other.

[0063] 在本实施方式中,该计算机的数据存储系统100,可设置四个均为4GB容量的易失性存储器101,例如DRAM ;并设置两个8GB容量的非易失性存储器401,例如NAND闪存。 [0063] In the present embodiment, the computer data storage system 100, may be provided are four 4GB capacity volatile memory 101, for example, a DRAM; 8GB capacity and providing two non-volatile memory 401, e.g. NAND flash memory. 从而实现整个计算机的数据存储系统100性能与成本的最佳比例。 100 in order to achieve optimal ratio of performance and cost of the overall computer data storage system.

[0064] 实施例二 [0064] Second Embodiment

[0065] 参图5所示的本发明一种计算机的数据存储系统的第二种实施方式。 A second embodiment of a computer data storage system of the present invention shown in [0065] reference to FIG 5.

[0066] 对比参照图5与图4所示,本实施方式与实施例一的主要区别在于,该计算机的数据存储系统100仅设置一个非易失性存储器402。 [0066] Referring to FIG. 5 and Comparative shown in FIG. 4, the present embodiment is an embodiment of the main difference is that the computer data storage system 100 is only one non-volatile memory 402 is provided. S卩,该存储控制器300仅电性连接一个非易失性存储器402。 S Jie, only 300 is electrically connected to the memory controller 402 a non-volatile memory. 该易失性存储器402与存储控制器300之间仅形成一个数据保存通道35。 The volatile memory only formed a passage 35 between the data storage 402 and the storage controller 300.

[0067] 具体的,在本实施方式中,可设置四个4GB容量的易失性存储器101,例如DRAM ;并匹配设置一个16GB容量的非易失性存储器402,例如NAND闪存。 [0067] Specifically, in the present embodiment, it may be provided four 4GB capacity volatile memory 101, for example, a DRAM; 16GB capacity and a matching set of non-volatile memory 402, such as a NAND flash memory. 当然需要说明的是,为提高该计算机的数据存储系统100在数据备份方面的性能,也可匹配设置一个32GB或者更大容量的非易失性存储器402。 Of course, to be noted that, in order to improve the performance of 100 of the computer data storage system in terms of data backup, can be set to match a capacity of 32GB or more non-volatile memory 402.

[0068] NAND闪存的容量越高,单位存储单元的制造成本越低,可进一步降低整个计算机的数据存储系统100的制造成本。 [0068] The higher capacity of NAND flash memory, the lower the production cost of a unit memory cell can be further reduced manufacturing cost of the overall computer data storage system 100.

[0069] 实施例三 [0069] Example three

[0070] 参图6所示的本发明一种计算机的数据存储系统的第三种实施方式。 [0070] A third embodiment of a computer data storage system of the present invention shown in FIG. 6 reference.

[0071] 配合参照图1所示,本实施方式与前两种实施例的主要区别在于,该计算机的数据存储系统100不设置电源控制器500及储能装置501。 [0071] with reference to FIG. 1, the main difference is that the embodiment of the present embodiment and the first two embodiments, the computer data storage system 100 the power controller 500 is not provided and the energy storage device 501. 易失性存储器101是通过双列存储器模块600向易失性存储器101及存储控制器300直接提供电源。 The volatile memory 101 to provide power directly to the memory module by the double row 600 to the volatile memory 101 and memory controller 300. 通过这种设置,可进一步降低整个计算机的数据存储系统100的制造成本。 By this arrangement, the manufacturing cost can be further reduced overall computer data storage system 100.

[0072] 在本实施方式中,复用器201仍然会择一地从主机内存控制器I中将数据写入易失性存储器101或从易失性存储器101调取数据至存储控制器300,并通过存储控制器300将数据保存至非易失性存储器401。 [0072] In the present embodiment, the multiplexer 201 will still be alternatively written in the data I from the host memory controller 101 or the volatile memory 101 the data retrieved from the volatile memory 300 to the storage controller, and the data saved by the memory controller 300 to the nonvolatile memory 401. 从而实现数据高速并行地进行数据写入易失性存储器101、数据通过复用器201调取至存储控制器300、以及将数据保存至非易失性存储器401中。 Thereby realizing a high speed parallel data into the volatile data memory 101, data is retrieved 201 through the multiplexer 300 to the memory controller, and save data to non-volatile memory 401.

[0073] 需要说明的是,本实施方式中,该数据存储系统100中执行数据并行写入、数据并行调取、数据并行保存的具体过程与实施例一相同。 [0073] Incidentally, in this embodiment, the data 100 in the data storage system performs parallel writing, data retrieval in parallel, the parallel data stored in the same procedure as in Example particular one. [0074] 实施例四 [0074] Fourth Embodiment

[0075] 参图7所示的本发明计算机系统的第一种实施方式的结构图。 [0075] a first embodiment of a configuration diagram of a computer system according to the present invention shown in FIG. 7 reference.

[0076] 在本实施方式中,一种计算机系统,包括处理器4,该处理器4与主机内存控制器I通过系统总线5相连。 [0076] In the present embodiment, a computer system comprising a processor 4, the processor 4 I connected to the host memory controller through the system bus 5. 该主机内存控制器I可访问处理器4中的高速缓存所临时存储的数据。 The host processor can access the memory controller I cache data in the temporary storage 4.

[0077] 在本实施方式中,该计算机系统还包括数据存储系统100。 [0077] In the present embodiment, the computer system 100 further includes a data storage system.

[0078] 所述数据存储系统100包括:若干易失性存储器101、若干非易失性存储器401、若干复用器201、存储控制器300。 [0078] 100 of the data storage system comprising: a plurality of volatile memory 101, a plurality of non-volatile memory 401, a plurality of multiplexers 201, the memory controller 300.

[0079] 所述存储控制器300并行连接若干复用器201,每个复用器201连接一易失性存储器101,所述复用器201择一地从主机内存控制器I中将数据写入易失性存储器101或从易失性存储器101调取数据至存储控制器300,并通过存储控制器300将数据保存至非易失性存储器401。 [0079] The memory controller 300 is connected in parallel a plurality of multiplexers 201, each multiplexer 201 is connected to a volatile memory 101, the multiplexer 201 select a host to write data from the memory controller in the I 101 into volatile memory 101 or retrieved from the volatile memory data to the storage controller 300, and saved to the nonvolatile memory 401 by the data storage controller 300.

[0080] 在本实施方式中,数据存储系统100中执行数据并行写入、数据并行调取、数据并行保存的具体过程与实施例一相同。 [0080] In the present embodiment, the data 100 in the data storage system performs parallel writing, data retrieval in parallel, the parallel data stored in the specific procedure is the same as in Example I.

[0081] 实施例五 [0081] Embodiment V

[0082] 参图8所示的本发明计算机系统的第二种实施方式的结构图。 [0082] The second embodiment configuration diagram of a computer system according to the present invention shown in FIG. 8 reference.

[0083] 对比参照图8与图7所示,本实施方式与实施例四的主要区别在于,该计算机的数据存储系统100不设置电源控制器500及储能装置501。 [0083] Referring to FIG. 8 and FIG. 7 contrast, the present embodiment and the fourth embodiment in that the main difference between the embodiment, the computer data storage system 100 the power controller 500 is not provided and the energy storage device 501. 易失性存储器101是通过双列存储器模块600向易失性存储器101及存储控制器300直接提供电源。 The volatile memory 101 to provide power directly to the memory module by the double row 600 to the volatile memory 101 and memory controller 300. 通过这种实施方式,可进一步降低整个计算机系统的制造成本。 In this embodiment, it may further reduce the manufacturing cost of the entire computer system.

[0084] 在本实施方式中,复用器201仍然会择一地从主机内存控制器I中将数据写入易失性存储器101或从易失性存储器101调取数据至存储控制器300,并通过存储控制器300将数据保存至非易失性存储器401。 [0084] In the present embodiment, the multiplexer 201 will still be alternatively written in the data I from the host memory controller 101 or the volatile memory 101 the data retrieved from the volatile memory 300 to the storage controller, and the data saved by the memory controller 300 to the nonvolatile memory 401. 从而实现数据高速并行地进行数据写入易失性存储器101、数据通过复用器201并行调取至存储控制器300、以及将数据并行保存至非易失性存储器401中。 Thereby realizing a high speed parallel data into the volatile data memory 101, the data retrieved in parallel to the memory controller 300 through the multiplexer 201, and the parallel data 401 is saved to the nonvolatile memory.

[0085] 本发明充分发挥非易失性存储器101的并行处理能力,实现了易失性存储器101与非易失性存储器401各自性能的充分利用,避免了使用小容量的非易失性存储器401,从而降低了计算机的数据存储系统的制造成本。 [0085] The present invention is full of parallel processing nonvolatile memory 101, to achieve the full advantage of the volatile memory 101 and nonvolatile memory 401 of each performance, non-volatile memory 401 to avoid the use of a small capacity , thereby reducing the manufacturing cost of the computer data storage system. 同时数据在该存储控制器300内部可以进行压缩、加密、解密、就错等处理,进一步加强了计算机系统中数据的安全性。 Data can be simultaneously inside the storage controller 300 compression, encryption, decryption, and other processing on error, to further enhance the security of data in a computer system.

[0086] 本发明所揭示的计算机系统不仅包括个人电脑,还包括服务器、云计算系统、智能手机、平板电脑、路由器、交换机等。 [0086] The computer system disclosed in the present invention include not only personal computers, further comprising a server, a cloud computing system, smart phones, tablet computers, routers, switches and the like.

[0087] 上文所列出的一系列的详细说明仅仅是针对本发明的可行性实施方式的具体说明,它们并非用以限制本发明的保护范围,凡未脱离本发明技艺精神所作的等效实施方式或变更均应包含在本发明的保护范围之内。 [0087] A series of the detailed description set forth above is merely for the feasibility of specifically described embodiments of the present invention, they are not intended to limit the scope of the present invention, who have not departing from the spirit of the present invention the equivalent skills made embodiment or changes be included within the scope of the present invention.

[0088] 对于本领域技术人员而言,显然本发明不限于上述示范性实施例的细节,而且在不背离本发明的精神或基本特征的情况下,能够以其他的具体形式实现本发明。 In the case [0088] to those skilled in the art, that the invention is not limited to the details of the above-described exemplary embodiment, but without departing from the spirit or essential characteristics of the present invention, the present invention can be realized in other specific forms. 因此,无论从哪一点来看,均应将实施例看作是示范性的,而且是非限制性的,本发明的范围由所附权利要求而不是上述说明限定,因此旨在将落在权利要求的等同要件的含义和范围内的所有变化囊括在本发明内。 Therefore, no matter from what point of view, the embodiments should be considered exemplary, and not limiting, the scope of the invention being indicated by the appended claims rather than by the foregoing description, the appended claims are therefore intended to All changes which come within the meaning and range of equivalents thereof are within the present invention include. 不应将权利要求中的任何附图标记视为限制所涉及的权利要求。 In the claims should not be considered as any reference numerals as claimed in claim limitations involved. [0089] 此外,应当理解,虽然本说明书按照实施方式加以描述,但并非每个实施方式仅包含一个独立的技术方案,说明书的这种叙述方式仅仅是为清楚起见,本领域技术人员应当将说明书作为一个整体,各实施例中的技术方案也可以经适当组合,形成本领域技术人员可以理解的其他实施方式。 [0089] Further, it should be understood that while the present specification be described in terms of embodiments, but not every embodiment contains only a separate aspect, this narrative description only for the sake of clarity, those skilled in the specification should as a whole, the technical solutions in the respective embodiments may be suitably combined to form other embodiments of the present art can be appreciated in the art.

Claims (13)

1.一种计算机的数据存储系统,其特征在于包括: 若干易失性存储器、若干非易失性存储器、若干复用器、存储控制器; 所述存储控制器并行连接若干复用器,每个复用器连接一易失性存储器,所述复用器择一地将数据写入易失性存储器或从易失性存储器调取数据至存储控制器,并通过存储控制器将数据保存至非易失性存储器。 A computer data storage system, comprising: a plurality of volatile memory, a plurality of non-volatile memory, a plurality of multiplexers, the memory controller; the storage controller connected to a plurality of multiplexers in parallel, each multiplexers connected to a volatile memory, the multiplexer alternatively writing data to the volatile memory or the retrieval of data from a volatile memory to a memory controller, and the data saved to the memory controller via non-volatile memory.
2.根据权利要求1所述的计算机的数据存储系统,其特征在于,还包括电性连接的电源控制器和储能装置。 2. The data storage system of a computer according to claim 1, characterized in that, further comprising a controller and a power supply electrically connected to the energy storage device.
3.根据权利要求2所述的计算机的数据存储系统,其特征在于,所述电源控制器在存储控制器的控制下,在储能装置与易失性存储器之间建立电连接。 3. The computer data storage system according to claim 2, wherein said power controller under the control of the memory controller, to establish an electrical connection between the volatile memory and the energy storage device.
4.根据权利要求2所述的计算机的数据存储系统,其特征在于,所述储能装置包括电容、电池。 4. The data storage system of a computer according to claim 2, characterized in that the energy storage device comprises a capacitor, a battery.
5.根据权利要求4所述的计算机数据存储系统,其特征在于,所述电容选自超级电容。 The computer data storage system as claimed in claim 4, wherein said selected capacitance supercapacitor.
6.根据权利要求1所述的计算机的数据存储系统,其特征在于,所述非易失性存储器包括NAND闪存或者相变存储器。 6. The data storage system of a computer according to claim 1, wherein said nonvolatile memory comprises a NAND flash memory or a phase change memory.
7.根据权利要求1所述的计算机的数据存储系统,其特征在于,所述复用器电性连接存储控制器,以形成若干并行的数据调取通道。 7. The data storage system of a computer according to claim 1, wherein the multiplexer is electrically connected to the memory controller, to form a plurality of parallel data channels retrieved.
8.根据权利要求1所述的计算机的数据存储系统,其特征在于,所述存储控制器电性连接至少一个非易失性存储器。 8. The data storage system of a computer according to claim 1, wherein the memory controller is electrically connected to the at least one nonvolatile memory.
9.根据权利要求1所述的计算机的数据存储系统,其特征在于,所有非易失性存储器的容量大于或者等于所有易失性存储器的容量。 9. The data storage system of a computer according to claim 1, characterized in that all the non-volatile memory capacity greater than or equal to all the capacity of the volatile memory.
10.根据权利要求6或9所述的计算机的数据存储系统,其特征在于,所述非易失性存储器包括两个或者两个以上容量相等的NAND闪存。 10. A computer data storage system of claim 6 or claim 9, wherein said nonvolatile memory comprises two or more equal capacity NAND flash memory.
11.根据权利要求10所述的计算机的数据存储系统,其特征在于,所述非易失性存储器与存储控制器电性连接,以形成两个或者两个以上的并行的数据保存通道。 11. The data storage system of a computer according to claim 10, wherein said non-volatile memory and a memory controller electrically connected to form two or more parallel channels of data storage.
12.根据权利要求1所述的计算机的数据存储系统,其特征在于,所述易失性存储器包括动态随机存储器或者静态随时存储器。 12. A computer data storage system according to claim 1, wherein the volatile memory comprises a dynamic random access memory or static memory at any time.
13.一种计算机系统,包括处理器, 其特征在于,还包括数据存储系统; 所述数据存储系统包括:若干易失性存储器、若干非易失性存储器、若干复用器、存储控制器; 所述存储控制器并行连接若干复用器,每个复用器连接一易失性存储器,所述复用器择一地将数据写入易失性存储器或从易失性存储器调取数据至存储控制器,并通过存储控制器将数据保存至非易失性存储器。 13. A computer system comprising a processor, characterized by further comprising a data storage system; the data storage system comprising: a plurality of volatile memory, a plurality of non-volatile memory, a plurality of multiplexers, the memory controller; the storage controller is connected in parallel a plurality of multiplexers, each multiplexer is connected to a volatile memory, the multiplexer alternatively writing data to the volatile memory or volatile memory to the retrieval of data from the the memory controller and save data to the nonvolatile memory through the memory controller.
CN2013100175980A 2013-01-18 2013-01-18 Data storage system of computer and computer system CN103077116A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2013100175980A CN103077116A (en) 2013-01-18 2013-01-18 Data storage system of computer and computer system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2013100175980A CN103077116A (en) 2013-01-18 2013-01-18 Data storage system of computer and computer system

Publications (1)

Publication Number Publication Date
CN103077116A true CN103077116A (en) 2013-05-01

Family

ID=48153649

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2013100175980A CN103077116A (en) 2013-01-18 2013-01-18 Data storage system of computer and computer system

Country Status (1)

Country Link
CN (1) CN103077116A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103309836A (en) * 2013-07-11 2013-09-18 无锡云动科技发展有限公司 Storage device
CN103927233A (en) * 2014-04-30 2014-07-16 无锡云动科技发展有限公司 Multi-node memory interconnection device and large-scale computer cluster
CN103970485A (en) * 2014-04-28 2014-08-06 无锡云动科技发展有限公司 Nonvolatile memory extending device, memory array and computer device
CN104461964A (en) * 2014-12-12 2015-03-25 杭州华澜微科技有限公司 Memory device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101373449A (en) * 2007-08-21 2009-02-25 三星电子株式会社 ECC control circuits, multi-channel memory systems and operation methods thereof
CN101960430A (en) * 2007-07-25 2011-01-26 技佳科技有限公司 Hybrid nonvolatile memory
CN102110057A (en) * 2009-12-25 2011-06-29 澜起半导体(上海)有限公司 Memory module and method for exchanging data in memory module

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101960430A (en) * 2007-07-25 2011-01-26 技佳科技有限公司 Hybrid nonvolatile memory
CN101373449A (en) * 2007-08-21 2009-02-25 三星电子株式会社 ECC control circuits, multi-channel memory systems and operation methods thereof
CN102110057A (en) * 2009-12-25 2011-06-29 澜起半导体(上海)有限公司 Memory module and method for exchanging data in memory module

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103309836A (en) * 2013-07-11 2013-09-18 无锡云动科技发展有限公司 Storage device
CN103970485A (en) * 2014-04-28 2014-08-06 无锡云动科技发展有限公司 Nonvolatile memory extending device, memory array and computer device
CN103970485B (en) * 2014-04-28 2016-10-12 无锡云动科技发展有限公司 A kind of Nonvolatile memory expanding unit, memory array and computer installation
CN103927233A (en) * 2014-04-30 2014-07-16 无锡云动科技发展有限公司 Multi-node memory interconnection device and large-scale computer cluster
CN104461964A (en) * 2014-12-12 2015-03-25 杭州华澜微科技有限公司 Memory device

Similar Documents

Publication Publication Date Title
US8631193B2 (en) Emulation of abstracted DIMMS using abstracted DRAMS
US9189442B1 (en) Fetching data between thread execution in a flash/DRAM/embedded DRAM-equipped system
US20140075107A1 (en) Interface for storage device access over memory bus
US9552299B2 (en) Systems and methods for rapid processing and storage of data
US7218566B1 (en) Power management of memory via wake/sleep cycles
US8504783B2 (en) Techniques for providing data redundancy after reducing memory writes
US8090980B2 (en) System, method, and computer program product for providing data redundancy in a plurality of storage devices
US20150270015A1 (en) Memory mapping
CN102272849B (en) Alterable memory refreshing apparatus and method
US9600407B2 (en) Generation of far memory access signals based on usage statistic tracking
CN1262933C (en) Compound storage device
CN102792289B (en) Data storage means
WO2013048497A1 (en) Apparatus and method for implementing a multi-level memory hierarchy
CN104464823B (en) Storage arrangement and method for managing zone errors
CN103988183A (en) Dynamic partial power down of memory-side cache in a 2-level memory hierarchy
US9286985B2 (en) Semiconductor device with power mode transitioning operation
CN102456394A (en) Memory circuits, systems, and modules for performing DRAM refresh operations and methods of operating the same
US10146292B2 (en) Power management
CN104699226B (en) Storage arrangement power manager and its method
KR101728973B1 (en) 3d memory configurable for performance and power
EP2795470B1 (en) Apparatus and method to provide cache move with non-volatile mass memory system
MX352450B (en) Dynamic management of heterogeneous memory.
US20110296095A1 (en) Data movement engine and memory control methods thereof
US20120246398A1 (en) Disk array device and its control method
WO2011090673A2 (en) Shared memories for energy efficient multi-core processors

Legal Events

Date Code Title Description
C06 Publication
C10 Entry into substantive examination
C53 Correction of patent for invention or patent application
COR Change of bibliographic data

Free format text: CORRECT: ADDRESS; FROM: 214135 WUXI, JIANGSU PROVINCE TO: 214073 WUXI, JIANGSU PROVINCE

C02 Deemed withdrawal of patent application after publication (patent law 2001)