CN103051505A - CAN (Controller Area Network) network node time-delay computing method - Google Patents

CAN (Controller Area Network) network node time-delay computing method Download PDF

Info

Publication number
CN103051505A
CN103051505A CN201210544866XA CN201210544866A CN103051505A CN 103051505 A CN103051505 A CN 103051505A CN 201210544866X A CN201210544866X A CN 201210544866XA CN 201210544866 A CN201210544866 A CN 201210544866A CN 103051505 A CN103051505 A CN 103051505A
Authority
CN
China
Prior art keywords
time
delay
node
bit
network node
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201210544866XA
Other languages
Chinese (zh)
Inventor
刘飞
文锋
阮旭松
张丽云
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huizhou Epower Electronics Co Ltd
Original Assignee
Huizhou Epower Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huizhou Epower Electronics Co Ltd filed Critical Huizhou Epower Electronics Co Ltd
Priority to CN201210544866XA priority Critical patent/CN103051505A/en
Publication of CN103051505A publication Critical patent/CN103051505A/en
Pending legal-status Critical Current

Links

Images

Abstract

The invention relates to a CAN (Controller Area Network) network node time-delay computing method, namely a sum of two parts, i.e. node input time-delay and node output time-delay is calculated. The CAN network node time-delay computing method comprises the following steps that a false driving station which is at an idle state inputs a standard bit time explicit pulse; a bit time synchronously jumps to an explicit jump edge, and the driving station simultaneously monitors a sixth invisible bit; the bit time sends an initiative error mark to a bus, and the driving station begins to calculate an initial testing time; and the node delay time is calculated by repeatedly testing through a formula standard, namely, Tnode=Tedge-7T. The CAN network node time-delay computing method disclosed by the invention can be used for computing the node delay time more accurately, thereby determining a propagation section in the bit time more accurately and ensuring the correct transmission of signals. According to the CAN network node time-delay computing method disclosed by the invention, the node delay time can be computed by inputting a relationship between the explicit pulse and the invisible bit, so that the propagation section can be better determined, propagation section of the bit time is determined to be not overlong, and the bit rate is limited.

Description

A kind of computational methods of CAN network node time-delay
Technical field
The present invention relates to network node and calculate the field, particularly a kind of computational methods of CAN network node time-delay.
Background technology
Controller local area network (Control Area Network; CAN) be the communication protocol of a serial, asynchronous, many main frames, it can connect electronic control module, transducer and actuator in automobile or the commercial Application.The CAN bus is widely used on the automobile, particularly on the electric automobile, is mainly used to realize the information exchange between each ECU (Electrical Control Unit) of In-vehicle networking, forms vehicle netbios.One of them key element of CAN agreement is bit rate, and the bit rate range that it is supported is from 1~1 000 Kb/s.
The inverse of bit rate is bit time, only has bit time to each node to be configured and could produce an identical bit rate.According to the CAN standard, bit time forms by four sections altogether: sync section, propagation segment, phase place breeze way 1 and phase place breeze way 2.Sync section is used for different node on the synchronous bus.This section wished to occur in the period in the hopping edge of CAN bus level.If the hopping edge occurs, then be called the edge phase error beyond this time period.Propagation segment is used for the physics delay time in the compensating network.Phase place breeze way 1 and 2 is used for the mistake in compensation edge stage, and these two sections can lengthen or shortening by re-synchronization.Although can satisfy a given bit rate by different bit time configurations, in order to guarantee the correctness of CAN network function, the physics time-delay is a vital factor.So the node delay of Measurement accuracy CAN system is the key of reasonable disposition CAN bit time.
In addition, propagation segment is used for the physics time-delay in the compensating network, and it is comprised of the signal transmission delay on the bus and inner CAN node delay.Non-destructive arbitration when the propagation delay in the CAN system derives from contention access network between the node and interior the replying of frame.Determining of propagation segment is vital link in the bit timing, and fixed is long, and bit rate is restricted, if fixed too short, can not guarantee the correct transmission of signal, and transmission range also can be restricted.So the Measurement accuracy propagation delay just becomes key, wherein the measurement of bus time-delay is relatively easy, and determines the node delay more complicated.Also there is not at present good method to carry out the node delay measuring and calculating.
Summary of the invention
Based on this, be necessary to provide a kind of computational methods of CAN network node time-delay.
The computational methods of a kind of CAN network node time-delay, i.e. computing node input time delay and node output time-delay two-part and, specifically comprise the steps:
(1) a dominant pulse of normal bit time of active station input that is in the mistake of idle condition;
(2) bit time of described step (1) jumps to dominant hopping edge synchronously, and the active station of described step (1) listens to the 6th stealthy position simultaneously;
(3) bit time of described step (1) sends initiatively error flag to bus, and described active station begins to calculate the initial testing time;
(4) repeatedly test, and by formula T Node=T The edge-7T Standard, calculate the node delay time.
Further, described bit time is comprised of sync section, span line, phase place breeze way 1 and phase place breeze way 2.
Further, phase place breeze way 1 and 2 is used for the mistake in compensation node edge stage, and can lengthen or shortening by re-synchronization.
Further, the stealthy bit time T edge in the formula of described step (4) was comprised of a node input time delay T node, seven normal bit time T standards and clock synchronous time.
Further, the length of described clock synchronous time depends on the clock skew of pulse generator and node, only has the clock different delayed time is tapered to minimum can to calculate the node delay time by following formula.
The present invention has following advantage and beneficial effect with respect to prior art:
The present invention can calculate the node delay time more accurately, thereby determines the propagation segment in the bit time more accurately, guarantees the correct transmission of signal.The present invention calculates the node delay time by the relation of the dominant pulse of input and recessive interdigit, thereby determines propagation segment preferably, is unlikely to longly fixed the propagation segment of bit time, thereby has limited bit rate; Also be unlikely to make the propagation segment of bit time too shortly fixed, thereby affected the correct transmission of signal.
Description of drawings
Fig. 1 is the CAN bus node delay test schematic diagram in one embodiment of the present invention.
Embodiment
As shown in Figure 1, in one embodiment of the present invention, the node delay of CAN system comprises node input time delay and node output time-delay, but for the propagation segment of computing bit time, as long as that can know them and just passable.A dominant pulse that is in a wrong bus input end normal bit time of input of initiatively standing of idle condition, this standing-meeting this moment is thought the start bit of a frame to this dominant position signal, and makes the bit time of oneself be synchronized with this recessiveness to dominant hopping edge.By the time should station " listening " to when position of the 6th recessiveness, it can be thought and has detected a position fill-error and send the active error flag on bus.If the 1st recessive time to that recessive position that dominant error flag begins is T The edge, T in fact The edgeBy a node input time delay T Time-delay, seven normal bit time T StandardForm with the clock synchronous time.And the length of clock synchronous time depends on the clock skew of pulse generator and CAN node.Only have and clock synchronous time-delay is tapered to minimum can calculate node delay by following formula.In order to make the clock synchronous delay time minimum, namely make the value at edge minimum, so can by adjusting the clock of pulse generator, make T as far as possible The edgeBe worth littlely, by measuring multi-group data, select minimum value wherein, the formula above utilizing just can calculate T Node, i.e. node delay time.
The above embodiment has only expressed several execution mode of the present invention, and it describes comparatively concrete and detailed, but can not therefore be interpreted as the restriction to claim of the present invention.Should be pointed out that for the person of ordinary skill of the art without departing from the inventive concept of the premise, can also make some distortion and improvement, these all belong to protection scope of the present invention.Therefore, the protection range of patent of the present invention should be as the criterion with claims.

Claims (5)

1. the computational methods of CAN network node time-delay, i.e. computing node input time delay and node output time-delay two-part and, it is characterized in that, comprise the steps:
(1) a dominant pulse of normal bit time of active station input that is in the mistake of idle condition;
(2) bit time of described step (1) jumps to dominant hopping edge synchronously, and the active station of described step (1) listens to the 6th stealthy position simultaneously;
(3) bit time of described step (1) sends initiatively error flag to bus, and described active station begins to calculate the initial testing time;
(4) repeatedly test, and by formula T Node=T The edge-7T Standard, calculate the node delay time.
2. the computational methods of a kind of CAN network node time-delay according to claim 1 is characterized in that described bit time is comprised of sync section, span line, phase place breeze way 1 and phase place breeze way 2.
3. the computational methods of an a kind of CAN network node time-delay claimed in claim 2 is characterized in that,
Phase place breeze way 1 and 2 is used for the mistake in compensation node edge stage, and can lengthen or shortening by re-synchronization.
4. the computational methods of a kind of CAN network node time-delay according to claim 1 is characterized in that,
Stealthy bit time T in the formula of described step (4) The edgeBy a node input time delay T Node, seven normal bit time T StandardForm with the clock synchronous time.
According to claim 1 with the computational methods of 5 described a kind of CAN network nodes time-delays, it is characterized in that, the length of described clock synchronous time depends on the clock skew of pulse generator and node, only has the clock different delayed time is tapered to minimum can to calculate the node delay time by following formula.
CN201210544866XA 2012-12-17 2012-12-17 CAN (Controller Area Network) network node time-delay computing method Pending CN103051505A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201210544866XA CN103051505A (en) 2012-12-17 2012-12-17 CAN (Controller Area Network) network node time-delay computing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210544866XA CN103051505A (en) 2012-12-17 2012-12-17 CAN (Controller Area Network) network node time-delay computing method

Publications (1)

Publication Number Publication Date
CN103051505A true CN103051505A (en) 2013-04-17

Family

ID=48064010

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210544866XA Pending CN103051505A (en) 2012-12-17 2012-12-17 CAN (Controller Area Network) network node time-delay computing method

Country Status (1)

Country Link
CN (1) CN103051505A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104092587A (en) * 2014-07-22 2014-10-08 中国第一汽车股份有限公司 CAN network position timing influence factor detection system and method thereof
CN107113216A (en) * 2014-11-21 2017-08-29 罗伯特·博世有限公司 For the subscriber station of bus system and for the method for the timing for sending signal for adjusting bus system

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
张杰,薛红卫,徐驰,樊萍,李丽: "测量CAN节点延迟的一种好方法", 《冶金自动化》 *

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104092587A (en) * 2014-07-22 2014-10-08 中国第一汽车股份有限公司 CAN network position timing influence factor detection system and method thereof
CN104092587B (en) * 2014-07-22 2017-07-04 中国第一汽车股份有限公司 CAN network bit timing influence factor detecting system and its method
CN107113216A (en) * 2014-11-21 2017-08-29 罗伯特·博世有限公司 For the subscriber station of bus system and for the method for the timing for sending signal for adjusting bus system
CN107113216B (en) * 2014-11-21 2020-07-03 罗伯特·博世有限公司 Subscriber station and method for adjusting the timing of a transmission signal of a bus system

Similar Documents

Publication Publication Date Title
CN105577308B (en) The method and apparatus of In-vehicle networking time synchronization is provided using redundancy master clock
JP4922750B2 (en) A method for correcting inaccurate temporal synchronization caused by asymmetric delay on a communication link
CN104836630B (en) IEEE1588 clock synchronization system and implementation method therefor
US10547437B2 (en) Synchronization signal transmitting device, method thereof and power electronic apparatus having the device
CN104158647A (en) Clock synchronizing method for wireless sensing network
CN104243079A (en) Microsecond clock synchronization method for real-time Ethernet
CN104333426A (en) Pulse per second synchronization method based on merging unit SV message sampling sequence number learning
CN103675800A (en) Method for measuring distance and electronic device for achievement of distance measurement
CN104535896A (en) Method for ranging high voltage mixed electric transmission line combination traveling wave
US20160065358A1 (en) Synchronization method, intermediate node, and slave node of communication network system
CN103368137A (en) Multi-terminal self-repairing data synchronization differential protection method based on network self-repairing
CN104767549B (en) Asynchronous transport method in power line carrier communication based on zero passage transmission mode
CN105515704A (en) Clock synchronization method and optical network unit
CN103546268A (en) Method and device for compensating system time
EP2394401A1 (en) Method for detecting network asymmetrical status and asymmetrical communication channels for power system
JP2017104013A (en) Protection relay system
KR101880925B1 (en) Network synchronization method between devices in tatical data link
CN104079401A (en) High-precision and short-period real-time communication procedure based on chain industry Ethernet
CN103595588A (en) Method for accurately measuring asynchronous Ethernet circuit time delay
CN103051505A (en) CAN (Controller Area Network) network node time-delay computing method
KR20210026528A (en) In-vehicle communication device and time synchronization method thereof
CN115865246A (en) Time synchronization device, system and method
CN104869587A (en) Time synchronization error measurement method for wireless sensor network
US20170117980A1 (en) Time synchronization for network device
CN103051487A (en) Test method based on network measurement and control system time synchronous protocol in power industry

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C12 Rejection of a patent application after its publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20130417