CN103022271A - NP interface for manufacturing P-type tunneling layer to improve double-layer stacked solar energy - Google Patents

NP interface for manufacturing P-type tunneling layer to improve double-layer stacked solar energy Download PDF

Info

Publication number
CN103022271A
CN103022271A CN2011102938234A CN201110293823A CN103022271A CN 103022271 A CN103022271 A CN 103022271A CN 2011102938234 A CN2011102938234 A CN 2011102938234A CN 201110293823 A CN201110293823 A CN 201110293823A CN 103022271 A CN103022271 A CN 103022271A
Authority
CN
China
Prior art keywords
type
improve
solar energy
layer
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN2011102938234A
Other languages
Chinese (zh)
Inventor
戴嘉男
刘幼海
刘吉人
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Jifu New Energy Technology Shanghai Co Ltd
Original Assignee
Jifu New Energy Technology Shanghai Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Jifu New Energy Technology Shanghai Co Ltd filed Critical Jifu New Energy Technology Shanghai Co Ltd
Priority to CN2011102938234A priority Critical patent/CN103022271A/en
Publication of CN103022271A publication Critical patent/CN103022271A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Abstract

The invention discloses an NP interface for manufacturing a P-type tunneling layer to improve double-layer stacked solar energy. N-type, I-type and P-type microcrystal silicon films are manufactured by putting glass coated with back electrodes into a PECVD (Plasma Enhanced Chemical Vapor Deposition) cavity, so that parameters are adjusted, N-type, I-type and P-type microcrystal layers in a Bottom cell are manufactured; and a P-type non-crystal is coated by doping TMB (tetramethylbenzidine) after the P-type microcrystal is coated; the manufactured P-type non-crystal has high electric conductivity and large defect density, and can be applied to a tunneling effect; at the same time, as the layers are manufactured inside the PECVD chamber, an N-type non-crystal, an I-type non-crystal and a P-type microcrystal of a top cell are carried out later; the P-type microcrystal is used for manufacturing a wide Band gap so that more light energy can penetrate into an I-type microcrystal through light incidence; and then, sputter is used for manufacturing front electrodes, namely a film solar cell is obtained.

Description

Make P type tunneling layer to improve the NP interface of double stacked solar energy
Technical field
This method is the biography chip technology with the technological core PECVD in the thin film solar, it is to make in the PECVD cavity, utilize first the glass that had plated back electrode to carry out crystallite and the amorphous semiconductor films of N.I.P, and with the pressure according to inside cavity, temperature, the parameters such as gas flow are made, the technology of this invention then is to be that emphatically the tunneling effect tunnel junction that microcrystal silicon and amorphous silicon run into when stacking does one deck recombination layer improvement, it is normal to allow electronics electricity hole transmit, and allows electric current can spread out of smoothly to improve Voc and Jsc and the FF value of whole solar energy thin layer.
Background technology
Industry is for existing many research in the thin-film solar cells, the technology of wherein making crucial solar energy film then has PECVD, HWCVD, LPCVD etc. are multiple, at present technology is comparatively skillful and what be applied to volume production then is as main take PECVD, the solar energy rete of being made by PECVD then is comparatively in the majority mainly with the rete of amorphous silicon and microcrystal silicon, and this amorphous silicon and microcrystal silicon rete can be divided into two kinds of processing procedure modes, be two kinds of the Substrate of the Superstrate of P.I.N and N.I.P, especially can be different because of the rete self character in the N.I.P processing procedure, can go out high Band gap layer at N.P interface processing procedure, can allow the smooth transition of electronics and generation current, these two kinds of making mainly then are different in process sequence, all the other all are to adjust gas flow in the PECVD inside cavity, RF power, processing procedure pressure, the conditions such as electrode and glass spacing and temperature go to make, and the N.I.P type semiconductor of making microcrystal silicon, can absorb the spectrum that 500 ~ 1100nm is infrared light, the amorphous silicon N.I.P type semiconductor of making then is the part that absorbs its visible light, the spectrum from 300 ~ 850nm approximately, utilize microcrystal silicon and amorphous silicon to coexist and to absorb infrared light and visible light technology, so produce Tandem solar cell, but in manufacturing process, the P type semiconductor of microcrystal silicon and the N type semiconductor of amorphous silicon can produce internal electric field in combination between the two, this internal electric field can destroy the flow direction in electronics and electric hole, so invention will be dwindled the internal electric field coverage exactly, so produce the recombination that one deck thin layer is done electronics electricity hole, the rete of producing defect improves by recombination rate, can dwindle internal electric field, and allow among original bottom cell microcrystal silicon p-type crystallite semiconductor electric hole and the N-type amorphous semiconductor electronics out in the top cell amorphous silicon out can normally wear the tunnel circulation, improve by this solar energy film generating efficiency.
Summary of the invention
Main purpose of the present invention is to make P type tunneling layer to improve the NP interface of double stacked solar energy.Mainly in the PECVD cavity, carry out processing procedure, the glass of the complete back electrode of plated film is put into the PECVD cavity first, make microcrystal silicon N.I.P type semiconductive thin film, by the temperature of adjusting cavity, processing procedure pressure, gas flow, electrode and glasses interval, and the parameter such as RF power, make N-type crystallite semiconductor among the Bottom cell, I type crystallite semiconductor, three layers of P type crystallite semiconductors, the present invention with that, after P type crystallite semiconductor plated film is finished, utilize the thickness that mixes of TMB/SiH4 to remove to carry out P type amorphous semiconductor plated film, main purpose of making P type amorphous semiconductor is because of its electrical conductivity height, and defect density is large, so internal defects is serious, therefore can use as tunneling effect, and because this rete is to make in the PECVD cavity, so do not have allow the glass vacuum breaker produce the SiO2 oxide layer (because of its vacuum breaker oxidated layer thickness wayward, can cause thickness too thick, resistance value improve and penetrability poor and affect tunneling effect), carry out again the N-type amorphous semiconductor of top cell after finishing, I type amorphous semiconductor and P type crystallite semiconductor, this part is mainly made wide Band gap with P type crystallite semiconductor, allow light incident the time after can allow more light can penetrate in the I type semiconductor, electrode before utilizing sputter to make after finishing, namely finish thin-film solar cells, and remove the internal electric field that produces at Bottom cell P type crystallite and Top cell N-type amorphous by P type amorphous semiconductor, increase recombination rate, can allow electronic electric flow smoothly, and improve double stacked solar energy film generating efficiency.
Execution mode
Hereby the present invention is cooperated accompanying drawing, shown in being described in detail as follows: see also Fig. 1, for the present invention makes P type tunneling layer with the PECVD schematic diagram of the NP interface that improves double stacked solar energy, among the figure as can be known, when the glass 2 that has plated back electrode Ag and AZO passes to PECVD inside via roller 1, Pump 4 is evacuated to base pressure, gas SiH4 subsequently, H2, TMB, PH3 can be according to the N-type that will plate, the I type, the P type semiconductor film is done the allotment of gas, and flow into Showerhead 7 and be diffused in the cavity by airflow hole 8, butterfly valve 5 is controlled the processing procedure pressure and is opened the electricity slurry by RF power supply 9 and carry out processing procedure subsequently, by Slit valve 6 glass is spread out of after finishing, this processing procedure then comprises the crystallite semiconductor of bottom cell, the P type amorphous semiconductor recombination layer of this invention and the amorphous semiconductor of top cell are namely finished the PECVD plated film when finishing these retes.
See also Fig. 2; this makes P type tunneling layer with the plated film schematic diagram of the NP interface that improves double stacked solar energy for the present invention; at first be that glass is made back electrode Ag and AZO layer by Sputter first; PECVD plates the N-type crystallite semiconductor of Bottom cell subsequently; I type crystallite semiconductor; P type crystallite semiconductor; then be P type amorphous semiconductor of the present invention subsequently; plate again the N-type amorphous semiconductor of Top cell after finishing; I type amorphous semiconductor and last P type crystallite semiconductor; the Recombination layer of this P type amorphous semiconductor is because be amorphous phase; penetrance height and electrical conductivity height and the high characteristic of defect density; can increase the recombination rate of crystallite P and amorphous N; allow internal electric field dwindles between the N/P; so can improve tunneling effect; plate front electrode ITO by Sputter again after finishing processing procedure; namely finish device; can utilize subsequently successive process to make the film forming group; and can promote by P type amorphous semiconductor the Jsc of solar energy; Voc and FF; promote solar energy double stacked rete generating efficiency; more than explanation; just illustrative for the purpose of the present invention; nonrestrictive; those of ordinary skills understand; in the situation that does not break away from the spirit and scope that claim limits; can make many corrections; change or equivalence, but all will fall within protection scope of the present invention.
Description of drawings
The below is that the present invention is further described in conjunction with the accompanying drawings and embodiments: Fig. 1 is the present invention's PECVD processing procedure P type noncrystal membrane board schematic diagram; Fig. 2 is the film stack sequential schematic that the present invention's double stacked solar energy is made; The main element of PECVD processing procedure P type noncrystal membrane board explanation in the present invention, main element symbol description: 1 ... live roller, 2 ... TCO glass, 3 ... location Sensor, 4 ... the Pump that bleeds, 5 ... butterfly valve 6 ... Slit valve, 7 ... Showerhead, 8 ... airflow hole.

Claims (5)

1. main purpose of the present invention is to make P type tunneling layer to improve the N.P interface of double stacked solar energy, mainly in the PECVD cavity, carry out processing procedure, the glass of the complete back electrode of plated film is put into the PECVD cavity first, make microcrystal silicon N.I.P type semiconductive thin film, by the temperature of adjusting cavity, processing procedure pressure, gas flow, electrode and glasses interval, and the parameter such as RF power, make N-type crystallite semiconductor among the Bottom cell, I type crystallite semiconductor, three layers of P type crystallite semiconductors, the present invention with that, after P type crystallite semiconductor plated film is finished, utilize the thickness that mixes of TMB/SiH4 to remove to carry out P type amorphous semiconductor plated film, main purpose of making P type amorphous semiconductor is because of its electrical conductivity height, and defect density is large, so internal defects is serious, therefore can use as tunneling effect, and because this rete is to make in the PECVD cavity, so do not have allow the glass vacuum breaker produce the SiO2 oxide layer (because of its vacuum breaker oxidated layer thickness wayward, can cause thickness too thick, resistance value improve and penetrability poor and affect tunneling effect), carry out again the N-type amorphous semiconductor of top cell after finishing, I type amorphous semiconductor and P type crystallite semiconductor, this part is mainly made wide Band gap with P type crystallite semiconductor, allow light incident the time after can allow more light can penetrate in the I type semiconductor, electrode before utilizing sputter to make after finishing, namely finish thin-film solar cells, and remove the internal electric field that produces at Bottom cell P type crystallite and Top cell N-type amorphous by P type amorphous semiconductor, increase recombination rate, can allow electronic electric flow smoothly, and improve double stacked solar energy film generating efficiency.
2. a kind of making P type tunneling layer according to claim 1 is to improve the N.P interface of double stacked solar energy, butterfly valve in its cavity can be controlled gas processing procedure pressure, when gas pressure control high pressure or low pressure, its butterfly valve can dwindle aperture or amplify, and gas can be full of reach high pressure in the cavity in order to can carry out processing procedure.
3. a kind of making P type tunneling layer according to claim 1 is to improve the N.P interface of double stacked solar energy, Showerhead is divided into three layers of design, ground floor and the second layer are straight shape, but be staggered designs, and the 3rd layer be funnel-form, gas uniform can be diffused on the glass surface that has plated back electrode, and open the electricity slurry by RF power and carry out processing procedure.
4. making P type tunneling layer according to claim 1 is to improve the N.P interface of double stacked solar energy, can plate the thin recombination layer of one deck between its Bottom cell microcrystal silicon and the Top cell amorphous silicon, it is P type amorphous semiconductor, mainly utilize the defect of its amorphous phase more serious, and has high electrical conductivity, can allow carrier carry out recombination, and because of defect density obvious, so recombination rate is higher, and can cause the internal electric field of N/P to dwindle, improve by this tunneling effect between bottom cell and the top cell.
5. making P type tunneling layer according to claim 1 is to improve the N.P interface of double stacked solar energy, its Bottom cell and recombination layer and Top cell finish in the PECVD cavity, so can not allow glass and contact with air form the SiO2 phase, its SiO2 phase also its defect density of membership is obviously improved tunnel junction, but its thickness is wayward, if too thick meeting causes the Jsc electric current to flow out smoothly, so the amount that can utilize TMB/SiH4 to mix is made P type amorphous semiconductor and is used as recombination layer, it just can utilize high electrical conductivity, high penetration, the characteristics such as defect density is serious, allow recombination between the N/P interface reduce and can allow the fairing profit mobile between bottom and top cell, improve Jsc, Voc and FF improve the solar energy film generating efficiency.
CN2011102938234A 2011-09-28 2011-09-28 NP interface for manufacturing P-type tunneling layer to improve double-layer stacked solar energy Pending CN103022271A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2011102938234A CN103022271A (en) 2011-09-28 2011-09-28 NP interface for manufacturing P-type tunneling layer to improve double-layer stacked solar energy

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2011102938234A CN103022271A (en) 2011-09-28 2011-09-28 NP interface for manufacturing P-type tunneling layer to improve double-layer stacked solar energy

Publications (1)

Publication Number Publication Date
CN103022271A true CN103022271A (en) 2013-04-03

Family

ID=47970626

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2011102938234A Pending CN103022271A (en) 2011-09-28 2011-09-28 NP interface for manufacturing P-type tunneling layer to improve double-layer stacked solar energy

Country Status (1)

Country Link
CN (1) CN103022271A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113451434A (en) * 2020-03-27 2021-09-28 隆基绿能科技股份有限公司 Laminated photovoltaic device and production method

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1851935A (en) * 2006-03-23 2006-10-25 姜堰新金太阳能光伏制造有限公司 Double-clotted-layer solar cell and making method
CN101627478A (en) * 2007-02-16 2010-01-13 三菱重工业株式会社 Photoelectric converter and method for fabricating the same
CN101688297A (en) * 2007-06-07 2010-03-31 应用材料股份有限公司 Be used to deposit the equipment and the manufacture method thereof of uniform silicon film
US20100136216A1 (en) * 2008-12-01 2010-06-03 Applied Materials, Inc. Gas distribution blocker apparatus
CN102157614A (en) * 2011-01-26 2011-08-17 中国科学院半导体研究所 Method for improving performance of amorphous silicon/microcrystalline silicon tandem solar cell

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1851935A (en) * 2006-03-23 2006-10-25 姜堰新金太阳能光伏制造有限公司 Double-clotted-layer solar cell and making method
CN101627478A (en) * 2007-02-16 2010-01-13 三菱重工业株式会社 Photoelectric converter and method for fabricating the same
CN101688297A (en) * 2007-06-07 2010-03-31 应用材料股份有限公司 Be used to deposit the equipment and the manufacture method thereof of uniform silicon film
US20100136216A1 (en) * 2008-12-01 2010-06-03 Applied Materials, Inc. Gas distribution blocker apparatus
CN102157614A (en) * 2011-01-26 2011-08-17 中国科学院半导体研究所 Method for improving performance of amorphous silicon/microcrystalline silicon tandem solar cell

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113451434A (en) * 2020-03-27 2021-09-28 隆基绿能科技股份有限公司 Laminated photovoltaic device and production method

Similar Documents

Publication Publication Date Title
TWI438904B (en) Method for obtaining high performance thin film devices deposited on highly textured substrates
CN102446991B (en) Film solar battery based on crystalline silicon and manufacturing method thereof
CN104538464B (en) Silicon heterojunction solar cell and manufacturing method thereof
CN104733557B (en) HIT solar energy battery and method for improving short-circuit current density of HIT battery
CN101373799B (en) Double-layer doping-layer silicon-based film solar cell
CN102569478A (en) Thin-film amorphous silicon N-type crystalline silicon heterojunction tandem solar cell
CN103915523A (en) Method for preparing silicon heterojunction solar cell containing composite emission layer
Li et al. Enhanced electrical and optical properties of boron-doped ZnO films grown by low pressure chemical vapor deposition for amorphous silicon solar cells
CN104409565A (en) Solar cell and manufacturing method thereof
Multone et al. Triple-junction amorphous/microcrystalline silicon solar cells: Towards industrially viable thin film solar technology
CN103985778B (en) Heterojunction solar battery with selective emitter and preparation method thereof
CN102446990B (en) Film solar battery based on crystalline silicon and formation method thereof
JP4712127B2 (en) Solar cell manufacturing method and manufacturing apparatus
Bin Mohd Zulkifly et al. Impact of bilayer structures on the surface passivation quality of high‐rate‐sputtered hydrogenated amorphous silicon for silicon heterojunction solar cells
CN106449815A (en) Heterojunction solar cell device production method based on amorphous silicon thin films
CN103022271A (en) NP interface for manufacturing P-type tunneling layer to improve double-layer stacked solar energy
CN104319306A (en) Efficient laminated thin film solar cell and preparing method thereof
CN203850312U (en) Heterojunction solar cell with selective emitter
US20130291933A1 (en) SiOx n-LAYER FOR MICROCRYSTALLINE PIN JUNCTION
CN103594536A (en) Multi-junction multi-lamination silicon-based thin-film solar cell and manufacturing technology thereof
US20040168717A1 (en) Method and apparatus for fabricating a thin-film solar cell utlizing a hot wire chemical vapor
CN103579400B (en) A kind of battery compound central reflector layer and many knot many laminated silicon-base films batteries
CN103594630B (en) A kind of silica-based organic photovoltaic cell and preparation method thereof
US20110120549A1 (en) Thin film solar cell and manufacturing method threof, method for increasing carrier mobility in semiconductor device, and semiconductor device
CN105720118B (en) Silicon film solar batteries

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20130403